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Abstract 
This thesis presents a methodology to model and simulate transient electrostatic discharge (ESD) 
responses of integrated circuits (IC). To obtain valid simulation results, the IC component must be 
represented by a circuit netlist composed of device models that are valid under the ESD conditions. 
Models of the nonlinear devices that make up the ESD protection network of the IC must have transient I-
V responses calibrated against measurements that emulate ESD events. Interconnects, power distribution 
networks, and the silicon substrate on the chip die as well as on the IC package must be faithfully 
constructed to emulate the fact that ESD current flows in a distributed manner across the entire IC 
component. The resultant equivalent circuit model therefore contains a huge number of nodes and devices, 
and the simulation runtime may be prohibitively long. Techniques must be devised to make the numerical 
simulation process more efficient without sacrifice of accuracy. These techniques include reasonable 
abstraction of the distributed full-component circuit netlist, dynamic piecewise-linear device models, and 
customized efficient transient circuit simulator. With the simulation streamlining techniques set up 
properly, comprehensive and predictive transient ESD simulation can be carried out efficiently to 
investigate the weakest link in the target IC, and the design can be fine-tuned to achieve optimal 
performance in both functionality and ESD reliability. 
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Chapter 1. Introduction 
Electrostatic discharge (ESD) is defined as a sudden transfer of static charges between objects at 
different electric potentials [1]. Static charges can be generated by direct charging, ionic charging, tribo-
electrical charging, or field-induced charging [2]. ESD can take place upon an integrated circuit (IC) in 
any of the following ways: a charged body touches the IC, the charged IC touches a grounded surface, or 
an electrostatic field induces a voltage across a dielectric sufficient to break it down. When these static 
charges flow across the victim IC, they form an electrical current that may damage gate oxides, 
metallization, and junctions along its path. Because ESD impacts production yields and product quality, 
there is continuous growth in research into the effects of ESD on the performance of semiconductor 
integrated circuits (ICs). ESD problems are increasing in the electronics industry because of the trends of 
technology scaling toward smaller device sizes in order to achieve faster operation and lower power. ESD 
therefore becomes a major consideration in the design and manufacture of IC components. 
1.1 Common Component-Level ESD Test Standards 
To quantify an IC component’s robustness against ESD, several ESD models have been proposed. 
Each aims to emulate a particular type of real-world ESD event with specifications on testing setup and 
procedures. Among them are two test standards that the industry has adopted to qualify products before 
release; they are the human-body model (HBM) [3] and the field-induced charged device model (FICDM) 
[4],[5]. 
1.1.1 Human Body Model (HBM) Test Standard 
HBM is one of the most commonly required qualification standards for characterizing the 
susceptibility of an IC component to damage from ESD [3]. The model is a simulation of the discharge 
which might occur when a human touches an electronic device. Figure 1.1 shows the schematic of the 
HBM test setup. Table 1.1 specifies all the required combinations of zap-pins of HBM. According to 
Table 1.1, almost all the combinations of any two different pins are required to be tested in order to fulfill 
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the standard. To locate the weakest spot in the IC that is most susceptible to HBM ESD, comprehensive 
simulation of HBM discharge on all combinations of zap-pins is required. 
1.1.2 Field-Induced Charged Device Model (FICDM) Test Standard 
FICDM is another commonly required qualification standard for characterizing the susceptibility of 
an IC component to damage from ESD [4],[5]. The model is a simulation of discharge of electrostatically 
induced charge stored in an IC component through a metallic contact. Figure 1.2 shows the schematic of 
the FICDM test setup. FICDM test standard requires that each pin be tested. To locate the weakest spot in 
the IC that is most susceptible to FICDM ESD, comprehensive simulation of FICDM discharge on each 
zap-pin is required. 
1.2 Motivation for Modeling and Simulation of ESD Events 
A CAD tool can be employed in the development of the ESD protection networks of IC products. It 
can also help analyze the details of failure mechanisms after the product undergoes a catastrophic ESD 
event. One of the most versatile tools is circuit simulator to simulate the transient ESD responses. 
Through circuit simulation, the ESD protection network can be designed and optimized, and the 
robustness of the IC can be evaluated before the IC is fabricated. Failure analysis can also be carried out 
through transient simulation of ESD events on an IC component [6],[7],[8]. 
1.3 Challenges in Modeling and Simulation of IC Devices 
1.3.1 Modeling and Simulation of Devices under ESD Conditions 
ESD may inflict strong overstress upon the internal devices of an IC component in the form of 
voltage and current. The voltage and current overstress experienced by an internal device, such as a 
MOSFET, can be much higher than its nominal operating conditions. To simulate authentic ESD 
responses, the circuit simulation must incorporate the device models that are calibrated over a wide range 
of I-V conditions covering the normal operation as well as ESD conditions. Moreover, ESD is an 
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extremely fast and short event. The duration of an ESD event ranges from 1ns to 100ns; the overstress 
inflicted upon the internal devices can reach its full magnitude within an order of 100ps to 10ns. The 
device models must be calibrated to reproduce the correct transient dynamics under ESD transients [9]–
[31]. 
1.3.2 Modeling and Simulation of Full IC Component 
To faithfully emulate the fast transient of charge traversing across the IC victim during the simulated 
event, a detailed construct of parasitic capacitances, inductances, and resistances of each I/O pin must be 
present in the simulation setup. ESD failure can occur along the pad-ring circuitry as well as deep within 
the internal circuit of an IC component. Therefore, to reproduce the corresponding ESD failure, a full 
distribution of the pad-ring and core circuits must be reasonably constructed to simulate an authentic ESD 
failure [6].  
1.3.3 Modeling and Simulation of ESD Test Environment 
A real-world ESD event involves charge transfer between the victim IC and the surrounding 
environment. Accurate simulation of the ESD event therefore involves accurate modeling of the victim IC 
as well as the surroundings. In the context of predicting ESD test failure under a given ESD test standard, 
such as HBM or FICDM, the IC as well as the FICDM tester must both be represented by appropriate 
circuit models in the simulation netlist. Prior works have shown that it is critical to properly include the 
tester models in order to obtain correct simulation results [6],[7],[8]. 
Based on the above observation, transient ESD simulation of the full IC component necessitates a 
distributed model that includes the full pad-ring circuitry and core circuit with all the package pins, 
interconnects, power networks, and environmental parasitics. Although detailed and thus accurate, such a 
large circuit netlist inevitably requires a certain simulation runtime. Moreover, all the building blocks of 
the ESD protection networks are inherently nonlinear devices; simulation of nonlinear devices further 
exacerbates the overall simulation runtime. The challenge in the transient ESD simulation therefore lies in 
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how to reasonably abstract the distributed circuit model as well as simplify the nonlinear device models 
so as to speed up the simulation runtime. 
1.4 Table and Figures 
Table 1.1   Pin Combinations Specified in the HBM test Standard 
Pin Combi-
nation Set 
Connect Individually 
to Terminal A 
Connect to Terminal B 
(Ground) 
Floating Pins 
(unconnected) 
1 
All pins one at a time, 
except the pin(s) 
connected to terminal B 
Vps(1) 
[First power pin(s)] 
All pins except pin 
under test (PUT) and 
Vps(1) [First power pin] 
2 
All pins one at a time, 
except the pin(s) 
connected to terminal B 
Vps(2) 
[Second power pin(s)] 
All pins except PUT and 
Vps(2) [Second power pin] 
i 
All pins one at a time, 
except the pin(s) 
connected to terminal B 
Vps(i) 
[i
th
 power pins] 
[1,2,…,i] 
All pins except PUT and 
Vps(i) 
n-1 
All pins one at a time, 
except the pin(s) 
connected to terminal B 
Vps(n-1) 
All pins except PUT and 
Vps(n-1) 
n 
All non-Vps(i) pins 
one at a time 
All other non-Vps(i) 
pins, except the pin 
connected to terminal A 
All Vps(i) pins 
 
 
 
Figure 1.1   Schematic of the HBM test setup. VHBM is the pre-charge voltage and usually ranges from 
500V to 8kV. CHBM=300pF. RHBM=1.5kΩ. DUT stands for the device under test. 
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Figure 1.2   Schematic of the FICDM test setup [4][5][104]. 
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Chapter 2. Modeling Transient Dynamics of Snapback Devices 
Tuning the parameters of an ESD device compact model to match the results of pulsed I-V 
measurements does not guarantee that the model will correctly reproduce the device response to arbitrary 
ESD waveforms. Transient I-V measurement data are demonstrated to improve the completeness of the 
device model assessment process, as demonstrated in this chapter for the case of the grounded-gate 
MOSFET protection device [9]. 
Given an accurately calibrated ESD compact model, circuit simulations may be used to identify 
device-tester interactions that have been reported to cause unexpected damage during ESD testing. The 
interaction between a snapback device and an ESD tester can be understood in the context of a relaxation 
oscillator [10]. 
2.1 Motivation 
The ESD response of a semiconductor device is often characterized using pulsed I-V measurement 
data obtained using a transmission-line pulse (TLP) [32] or very-fast transmission-line pulse (VFTLP) 
tester [33]. These I-V data are widely used as the basis for ESD compact model development and 
verification [9]–[31]. The resulting models have been demonstrated to reproduce the device’s pulsed I-V 
characteristic. However, pulsed I-V characterization has been demonstrated to be insufficient to guarantee 
that the device response to arbitrary waveforms, such as HBM and system-level ESD, will be correctly 
reproduced by circuit simulation. 
For snapback-type devices, accurate measurement, and subsequent modeling, of the holding voltage 
Vhold and current Ihold may be important; for example, this is needed to predict the response of a protection 
device to a secondary HBM pulse [34],[35]. Accurate measurement of the holding point is generally not 
possible using a 50-Ω TLP system. The components of a TLP or VFTLP system are often matched to the 
50-Ω transmission line impedance to preserve the pulse integrity [36]; however, the 50-Ω load-line of the 
system limits its ability to pinpoint the holding point (Vhold, Ihold). This shortcoming motivated the 
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development of high-impedance TLP systems [37],[38], multi-level TLP systems [39]–[41], and transient 
I-V measurement techniques [42]–[45]. 
Commercial, semiconductor parameter analyzers and curve tracers provide an I-V sweep with high 
source impedance, but the measurement duration is often too long for on-chip snapback devices to survive 
the stress. High-impedance TLP provides the necessary short pulse-width, but the pulse quality tends to 
be degraded relative to 50-Ω TLP [36]. 
Multi-level TLP testers maintain a 50Ω environment for pulse waveform integrity. These testers first 
drive the device into the on-state by applying a high amplitude current pulse; then the pulse level is 
stepped down and the voltage across the device is sampled. High-low pulses with variable low level are 
applied to the device and then the holding point is identified from an examination of Vlow(Ilow). This is a 
relatively slow measurement technique for finding the holding point. 
Transient I-V curves have been obtained using wafer-level HBM testers [42]–[44]. Like multi-level 
TLP, this technique provides a means to obtain the holding point and, furthermore, it characterizes the 
device’s response to a gradually decaying stress current. Once the stress current falls below Ihold, the 
snapback-type device under test (DUT) returns to its high impedance off-state. Any remaining charge on 
the source capacitor, CHBM, will charge up the DUT and the test board capacitance (CTB) to a potential 
above Vhold. VDUT can be much larger than Vhold [46] and the consequent, long-lasting overvoltage stress 
may significantly degrade IC reliability [46]–[49]. However, the time-constant of the decaying pulse tail 
is constant because CHBM of a standardized HBM tester is fixed at 300pF.  
In the following sections, transient I-V curves are obtained using an exponential-edge TLP tester 
(EETLP) [45]. With EETLP, the time constant of the decaying pulse tail can be varied, allowing 
potentially thorough characterization of the device’s turn-off behavior. It will be shown that a model may 
accurately reproduce the device pulsed I-V characteristic without necessarily being able to reproduce its 
ESD response. Transient IV measurement techniques are thus needed to complete the model verification 
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process. Models that correctly capture the device transient response can be used to simulate device-tester 
interactions that are commonly observed in practice. The device-tester combination is modeled as a 
relaxation oscillator to provide a theoretical framework for understanding the simulation results. 
2.2 Comparison of Pulse I-V and Transient I-V Techniques 
Figure 2.1 shows the DC and pulsed I-V characteristics of a 5-V, 90-nm grounded-gate NMOS 
transistor (GGNMOS). Several important parameters can be extracted from these data: failure current (It2), 
trigger voltage (Vt1), and on-state resistance (RON). Each I-V point is obtained by averaging the current 
and voltage during a measurement window located in a timeslot during which the current and voltage 
across the device are fairly constant; for 100-ns pulses, the measurement window might extend from 70 to 
90 ns.  
One may also examine the transient response of a device to a single pulse. Figure 2.2 shows an 
exemplar voltage waveform, VDUT(t), obtained using VFTLP at a 125-mA current level. The voltage 
across the device quickly snaps back after an initial spike. It is important to note that the data of Figure 
2.2 cannot be used to obtain the value of Vt1. The device turns on extremely quickly and very few voltage 
samples can be captured by the oscilloscope during this interval, practically ensuring that the maximum 
point will be missed, even using a 12 GHz oscilloscope. This is why the maximum VDUT seen in Figure 
2.2 is less than the VFTLP Vt1 plotted in Figure 2.1. In contrast, SCR-based ESD protection devices turn 
on slowly and transient voltage overshoot above the DC Vt1 often is observed. If any such overshoot takes 
place in these GGNMOS devices, it occurs on a timescale too short to observe.  
The components of a TLP or VFTLP system are often matched to the 50-Ω transmission line 
impedance to preserve the pulse integrity [36]; however, the 50-Ω load-line of the system limits its ability 
to pinpoint the holding point (Vhold, Ihold). A pulsed I-V curve represents a device’s quasi-static response. 
The device transient response must be obtained from AC or transient measurements. In principle, one 
may capture the device waveform during pulse testing, especially VFTLP. The pulses produced by these 
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testers have a cleaner rising edge than falling edge, and thus one would attempt to capture the device turn-
on transient. However, some devices turn on so rapidly in response to an incoming pulse that an accurate 
measurement cannot be made [9],[10]. It may be easier to capture a device’s transient turn-off response, 
since the current sourced from the tester is greatly reduced. As indicated in the section 2.1, this chapter 
uses EETLP to obtain transient I-V curves. A schematic representation of the EETLP tester is shown in 
Figure 2.3. It first produces a square pulse, similar to TLP, followed by an exponentially decaying edge 
whose decay time constant is set by the value of the termination capacitor (Cterm). Current pulses produced 
by the EETLP tester may be seen in Figure 2.4(a). The GGNMOS whose quasi-static I-V is shown Figure 
2.1 was subjected to EETLP pulses with a variety of decay time constants.  Sample current and voltage 
waveforms are plotted in Figure 2.4. When the current IDUT(t) becomes very small, VDUT is observed to 
“snap-up,” except for the case of the 15ns decay time constant (Cterm = 82pF). The data of Figure 2.4 are 
used to obtain the transient I-V curve of Figure 2.5(a); this is a plot of (VDUT, IDUT) measured at each time 
step. This figure was generated using the Cterm=4.3nF dataset; Figure 2.5(b) provides a zoomed in view of 
the snap-up portion of the I-V curve. It is observed that EETLP provides a far more accurate measure of 
the holding point than is obtained from the TLP, VFTLP or DC IV (see Figure 2.1).  
Figure 2.6 shows the EETLP measurement results for three GGNMOS devices with different drain-
side silicide-block length (LDSBLK). The direct consequence of increased LDSBLK is an increased on-state 
resistance, RON. Based on this data plot, LDSBLK appears not to affect Vhold or Vsnap-up, an observation 
consistent with previous works [50],[51]. However, if these same devices were characterized using only 
TLP, a different conclusion might be reached. To illustrate, two of the same devices used for Figure 2.6 
were characterized using a 50-Ω TLP tester. As shown in Figure 2.7(a), if Vhold is defined as the minimum 
voltage point on the on-branch of the pulsed I-V curve, then the two devices appear to have different 
values of Vhold. The cause is the load-line effect, illustrated in Figure 2.7(b). 
One might attempt to address the discrepancy between the two holding points by instead defining the 
holding voltage as the x-intercept of the I-V curve on-branch. However, non-uniform turn-on among the 
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fingers of a multi-finger device, such as those used here, causes scatter in the I-V plot [52]–[56]; in Figure 
2.7(a), the data-points are scattered among multiple on-state branches due to the stochastic nature of 
snapback. Given the non-smooth I-V curve, it is difficult to use linear extrapolation to find the holding 
point and, furthermore, extrapolation does not reveal the true holding point, especially in regards to Ihold. 
In contrast, a high amplitude pulse from a transient I-V tester will turn on all the device fingers, and all 
the fingers stay latched on during the falling edge until the holding point is reached. The true Vhold of the 
device can be easily extracted, as was shown in Figure 2.6. 
2.3 GGNMOS Model 
2.3.1 MOSFET ESD Snapback Model 
A schematic representation of the GGNMOS model used in this chapter is shown in Figure 2.8(a). 
This model is based on earlier works [9]–[13],[23],[56]. It consists of a “core” MOS transistor model that 
describes the device behavior under normal operating conditions, plus a “wrapper” model that extends the 
model validity to high current levels typical of ESD. To avoid “double modeling” of the same effects by 
both the core and wrapper models, some of the parameters for the core model must be zeroed-out, 
specifically, those related to the source and drain resistances, body resistance, and impact ionization 
current. An important component of the wrapper model is the lateral NPN device, LNPN. One of the 
LNPN model parameters is the forward transit time τF, as indicated in Figure 2.8(b). This parameter 
cannot be obtained with any accuracy from TLP or VFTLP measurement data such as those shown in 
Figure 2.1 and Figure 2.2. 
GGNMOS devices were characterized using a variety of DC sweeps and pulse testing, and parameter 
extraction was performed based on these results [9]–[13]. However, as noted previously, the value of τF 
cannot be obtained for these GGNMOS devices using the usual measurement techniques. The DC and 
pulse I-V characteristics were simulated, with two different values assumed for τF; the simulation results 
are shown in Figure 2.9. The simulated I-V curves show an excellent agreement with the measured I-V 
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curves of Figure 2.1, regardless of the τF value. It might seem odd that the rise-time dependent Vt1, i.e. the 
dV/dt triggering effect, can be predicted without including Cdiff in the model or, equivalently, without 
knowing the value of τF. However, the Vt1 value shown on a pulsed I-V curve is the voltage across a 
device in which the LNPN is off. Thus, at Vt1, Cdiff is negligibly small and the trigger voltage is a function 
primarily of CjDB, CjSB, and RWELL. 
Next, the response of the GGNMOS to EETLP is simulated; results are shown in Figure 2.10 
(τF=400ps) and Figure 2.11 (τF=0). In this case, the value of the transit time parameter does affect the 
simulation results. When τF is set to 0, a snap-up is predicted to occur regardless of the decay time 
constant, and the very fast snap-up causes the device to retrigger due to the dV/dt triggering effect. When 
τF is set to 400ps, the voltage snap-up is much smaller and the magnitude is dependent on the decay time 
constant, similar to the measurement results. These results show that the value of the transit time affects 
the device’s transient behavior in the negative differential resistance region (NDR) of operation. That is, it 
affects the snap-back and snap-up dynamics. In actual device measurements, the effect of τF on snap-up 
will be more pronounced than its effect on snap-back, due to the smaller current available from the tester 
at the time of snap-up. Setting τF to 400ps provides a good match to the measurement data of Figure 2.4. 
Had the devices been characterized using only TLP or VFTLP, a model with τF=0 would have been 
erroneously judged to be correct. In the next section, it will be demonstrated that the device-tester 
interactions observed in practice can be simulated if the device dynamic operation in the NDR is properly 
modeled. Of course, proper modeling of the NDR also requires that the holding point be extracted with 
precision. 
2.3.2 The Holding Point 
The holding voltage Vhold can be defined formally in (2.1): 
𝜕𝐼𝐷𝑈𝑇
𝜕𝑉𝐷𝑈𝑇
|
𝑉ℎ𝑜𝑙𝑑
= 0 
(2.1) 
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The corresponding current is Ihold. An analytic solution to (2.2) is presented in [57]. In that chapter, the 
impact ionization multiplication factor M was modeled using the Miller expression [58], 
𝑀(𝑉𝐷𝑈𝑇) =
1
1 − (
𝑉𝐷𝑈𝑇
𝐵𝑉𝐷𝐵
)
𝑛  
(2.2) 
where BVDB is the drain-body junction breakdown voltage and n is an empirical fitting parameter.  The 
expression obtained for Vhold is given in (2.3). 
𝑉ℎ𝑜𝑙𝑑 = 𝐵𝑉𝐷𝐵 × √1 − (
𝛽
𝛽 + 1
)(
1
1 +
𝑘𝑇
𝑞 ∙
1
𝑅𝐵𝑂𝐷𝑌𝐼𝑒
)
𝑛
 
(2.3) 
Eq. (2.3) indicates that Vhold is a function of several important model parameters: the LNPN 
current gain β, the body resistance RBODY, and the multiplication parameter n. A comparison between the 
simulated Vhold and the measured Vhold can serve as a rigorous check on the model parameters, provided 
that Vhold has been measured with precision.  
Figure 2.12 shows EETLP measurement results for three GGNMOS with different channel 
lengths (Lgate). Based on the measurement data, it can be concluded that channel length affects both Vhold 
and Vsnap-up. A device with a shorter Lgate has a lower Vhold because its β is higher [50], with (2.3) showing 
the exact functional dependency. A device with a shorter Lgate also has a lower Vsnap-up. This is simply the 
result of the holding voltage being lower, as can be demonstrated using a simple charge sharing analysis 
[46]. This analysis results in the formula for Vsnap-up that is given in (2.4). 
𝑉𝑠𝑛𝑎𝑝−𝑢𝑝 = 𝑉ℎ𝑜𝑙𝑑 +
𝐼ℎ𝑜𝑙𝑑 ∙ 𝑅𝑆
1 +
𝐶𝑇𝐵
𝐶𝑡𝑒𝑠𝑡𝑒𝑟
 
(2.4) 
where RS is the tester output resistance. CTB represents the parasitic capacitance adjacent to the DUT. If 
(2.4) is applied in the context of wafer-level testing, CTB includes the probe and probe pad capacitances; 
for HBM testing, it represents the test board capacitance. Ctester is the source of any residual charge 
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dumped into the DUT after snap-up; for an HBM tester this is CHBM (see Figure 2.13(a)), and for EETLP 
it is Cterm. Equation (2.4) is consistent with the data shown in Figure 2.12. The three GGNMOS are 
identical except for their Lgate, and Cterm was held constant in this experiment. The data in Figure 2.12 
show that all three devices have the same Ihold. Thus, according to (2.4), Vsnap-up should be a monotonically 
increasing function of Vhold (and Lgate), consistent with the measurements. The devices with shorter Lgate 
also seem to have a longer on-time; this is because it takes more time for Cterm to discharge through RS to 
reach the lower Vhold. 
2.4 Investigation of Device-Tester Interactions Using Circuit Simulation 
Circuit simulation, enabled by well verified compact models, can be used to investigate potentially 
harmful device-tester interactions. Device-tester interactions are first analyzed and then simulated in the 
following sections. 
2.4.1 Overvoltage Stress due to Snap-up  
Voltage snap-up may occur during the decaying pulse tail of an HBM event or an EETLP stress 
[9],[10],[46],[59]. Eq. (2.4) shows that the larger the tester source capacitance Ctester, the larger the snap-
up. Also, the larger the tester source resistance (RS), the larger the snap-up. This second observation 
explains why a much smaller Vsnap-up is observed during EETLP testing (RS=50Ω) than during HBM 
testing (RS=1.5kΩ). During HBM testing, upon snap-up, VDUT can become much larger than Vhold. The 
consequent, long-lasting overvoltage stress may significantly degrade IC reliability. This is one of the 
causes of miscorrelation between HBM and TLP results [43],[46]–[61].  
However, the validity of (2.4) is limited because it does not address the case when CTB is charged to 
Vt1 before the charge sharing process is completed; in this case, the snapback device may be retriggered 
into its low impedance state one or more times. This phenomenon has been observed during HBM ESD 
testing [59]. The equivalent source resistances for HBM and system-level ESD testers are 1.5kΩ and 
330Ω, respectively. Both are much larger than the RS=50Ω of EETLP, and thus these testers produce 
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Vsnap-up that can easily exceed Vt1. The discharge of an HBM tester into a GGNMOS protection device 
was simulated; the results are shown in Figure 2.13, and retriggering is clearly visible. Even though this 
phenomenon takes place when IHBM has decayed to a low level [59], it is hazardous since there is minimal 
resistance to limit the discharge current from CTB into the DUT upon retriggering. CTB is charged up to Vt1, 
and the burst of discharge current can have a peak value large enough to cause damage [61]. Pre-Si circuit 
simulation may be used to identify whether testing induced overstress will be problematic for a given 
design. 
2.4.2 Relaxation Oscillator 
Oscillation may occur during HBM testing and this has been reported to result in unexpected early 
failure [43],[46]. These oscillations are the result of the interaction between the tester impedance and the 
snapback device’s S-shape I-V characteristic [9],[10] and may be understood by realizing that the tester 
and snapback device together form a relaxation oscillator [62]. As shown in Figure 2.14, the load portion 
of a relaxation oscillator consists of a device with an S-shape I-V characteristic in parallel with a 
capacitor, identified here as the test-board capacitance CTB. The driving source consists of a power supply 
VSUPPLY and a source impedance RS. Note the similarity between the HBM tester model (Figure 2.13(a)) 
and the relaxation oscillator. Also note that VSUPPLY can be more generally a time-varying supply, e.g., an 
HBM tester; however, here a constant supply is assumed to simplify the analysis. 
The basic operation of the relaxation oscillator may be understood by making the following, 
simplifying assumptions.  
1) 𝑅𝑆 ≫ 𝑅𝑂𝑁 ≈ 0 
2) The oscillation frequency is sufficiently low so that the snapback device will follow its static I-V 
curve. 
3) An initial perturbation, such as a power-up ramp or noise glitch, is present to kick-start the oscillation. 
The operation of a relaxation oscillator can be divided into two states: Charging and Discharging. 
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a) Charging: 
ISUPPLY charges up CTB from Vhold to Vt1 while the snapback device remains off. The time required to 
complete the charging is defined as Tcharge, expressed by (2.5). 
𝐼𝑆𝑈𝑃𝑃𝐿𝑌 =
𝑉𝑆𝑈𝑃𝑃𝐿𝑌 − 𝑉𝐷𝑈𝑇
𝑅𝑆
= 𝐶𝑇𝐵
𝜕𝑉𝐷𝑈𝑇
𝜕𝑡
 
(2.5) 
𝑇𝑐ℎ𝑎𝑟𝑔𝑒 = 𝑅𝑆𝐶𝑇𝐵 ∙ ln (
𝑉𝑆𝑈𝑃𝑃𝐿𝑌 − 𝑉ℎ𝑜𝑙𝑑
𝑉𝑆𝑈𝑃𝑃𝐿𝑌 − 𝑉𝑡1
) 
(2.6) 
b) Discharging 
CTB is discharged from Vt1 to Vhold through the on-state resistance (RON) of the triggered-on snapback 
device. The time required to complete the discharging is defined as Tdischarge, expressed by (2.8). 
−
𝑉𝐷𝑈𝑇
𝑅𝑂𝑁
= 𝐶𝑇𝐵
𝜕𝑉𝐷𝑈𝑇
𝜕𝑡
 
(2.7) 
𝑇𝑑𝑖𝑠𝑐ℎ𝑎𝑟𝑔𝑒 ≈ 𝑅𝑂𝑁𝐶𝑇𝐵 ∙ ln (
𝑉𝑡1
𝑉ℎ𝑜𝑙𝑑
) 
(2.8) 
The oscillation period (T) can be defined as 
𝑇 = 𝑇𝑐ℎ𝑎𝑟𝑔𝑒 + 𝑇𝑑𝑖𝑠𝑐ℎ𝑎𝑟𝑔𝑒 (2.9) 
According to this analysis, the snapback device turns on when VDUT reaches its static Vt1 and turns 
off when VDUT falls below its static Vhold. Therefore, VDUT swings in a periodic steady-state between Vt1 
and Vhold.  
The assumed, very small value of RON implies that Tdischarge is much shorter than Tcharge. One may also 
reasonably assume that VSUPPLY is much larger than Vt1 and Vhold, since a typical HBM pre-charge voltage 
will be one or more orders of magnitude larger than Vt1 and Vhold. Making use of these observations and 
also the mathematical relation: ln(1 − 𝑥) ≈ −𝑥 if 𝑥 → 0 , the period T can be approximated by the 
formulation in (2.10).  
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𝑇 ≈
𝐶𝑇𝐵 ∙ (𝑉𝑡1 − 𝑉ℎ𝑜𝑙𝑑)
𝐼𝑆𝑈𝑃𝑃𝐿𝑌
 
(2.10) 
According to (2.10), the oscillation frequency (1/T) is proportional to the supply current ISUPPLY. If 
ISUPPLY is large, the oscillation frequency would be too fast for an actual snapback device to behave 
statically. Minority charge storage, such as the base charge in a GGNMOS, prevents it from turning off 
instantly even if the externally supplied current is removed. Therefore, the device may not turn off when 
VDUT reaches the static Vhold, suggesting that the oscillating VDUT can dip below the static Vhold. Moreover, 
if ISUPPLY is sufficiently large, the device will not be completely turned off before being driven back above 
Vhold. Consequently, oscillation ceases and the device stably operates in the on-state.  
The analysis indicates that oscillation will occur only at low values of IDUT, consistent with the 
measurement data in [43],[46],[59]. Simulation is used to verify the analysis. Figure 2.15(a) shows the 
simulation set-up, which is consistent with the circuit model used to derive (2.10). Simulation shows that 
the system exhibits sustained oscillation for sufficiently low ISUPPLY, Figure 2.15(b). For a higher ISUPPLY, 
Figure 2.15(c), the oscillations are damped and the system self-stabilizes. Ringing disappears entirely 
when ISUPPLY is raised further. The oscillation/ringing frequency as a function of ISUPPLY is plotted in 
Figure 2.15(d) and matches well to the analysis presented above. 
The simulation results of Figure 2.13 show that ringing occurs in the early part of the HBM 
discharge; experimental data show a similar behavior when the tester pre-charge voltage is low, as in this 
simulation [59]. These oscillations are not due to the parasitic inductance of the tester. This assertion is 
confirmed by the simulation results shown in Figure 2.16. Two HBM testers were simulated, one with 
parasitic inductance (LS=12μH) and the other without, while all the other tester components and the DUT 
are kept the same. Simulation shows that VDUT(t) oscillates in both cases, with virtually identical swing 
magnitude and ringing frequency. There is a time shift between the two waveforms because CHBM must 
discharge through LS which introduces a delay in the current waveform.  
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2.4.3 Instability during Turn-off in HBM Testing 
Multiple on-off switching events have been observed during HBM testing [43],[46]. These, too, may 
be understood as a result of the interaction between the tester and the ESD protection snapback device. 
Simulations indicate that this oscillatory behavior is triggered by noise, which will always be present in 
an electronic system. In the simulation setup of Figure 2.17, a pulse current source is used to model noise. 
The initial pre-charge voltage on CHBM, 300V, produces IHBM values that are too high during the first 
200ns of the HBM event for even a strong perturbation to initiate oscillation. However, if a noise pulse is 
injected when IHBM is small, oscillation may occur, depending on the value of the DUT holding current. 
To illustrate this point, two GGNMOS devices with the same (Vt1, It1, Vhold) but different Ihold were 
simulated using the HBM simulation setup of Figure 2.17. The HBM tester pre-charge voltage is the same 
in both simulations, as is the timing and the amplitude of the noise pulse. The simulation results are 
shown in Figure 2.18. The device with the lower Ihold remains stable, while oscillations are triggered in the 
one with the higher Ihold. The amplitude of the VDUT oscillations grows in a regenerative fashion until the 
device undergoes repetitive, complete switching from on to off; similar behavior is displayed in 
measurement data presented in Figure 11 of [43]. In the simulations of Figure 2.18, VDUT is seen to swing 
outside the limits [Vhold, Vt1]; the preceding analysis established that this is due to minority charge storage 
in the device, further highlighting the need to extract the device transient parameters (τF for a GGNMOS). 
To initiate oscillation, the noise pulse must occur within a certain time window; simulation shows 
that this time window is wider for a device with high Ihold. This is a consequence of the high holding 
current device being able to oscillate over a wider range of IHBM values. If high and low holding current 
devices are simulated using the relaxation oscillator model of Figure 2.14, a similar conclusion is reached, 
namely, that the high holding current device will oscillate over a wider range of ISUPPLY values. Thus it is 
concluded that high holding current devices are more likely to experience multiple retriggering events 
during ESD testing than are devices with low holding current. 
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2.5 Summary 
TLP and VFTLP measurement data may not be sufficient to fully evaluate the correctness of an ESD 
device compact model. This is especially true for snapback-type devices that have a very fast turn-on—
too fast to fully resolve even using VFTLP. Turn-off transients occur at low current levels and are easier 
to resolve in measurements; these transients reveal themselves during HBM and EETLP testing. 
Furthermore, transient I-V data obtained from HBM or EETLP testing provide a far more accurate 
measure of the device holding point than may be read from the pulse I-V curve obtained using a 50-Ω 
TLP tester. For all of these reasons, it is recommended that model development and verification be 
performed using transient I-V data in addition to TLP/VFTLP data. 
GGNMOS compact models that are tuned to provide the correct holding current and transient 
response were shown to enable predictive circuit simulation of the interaction between the protection 
circuitry and the ESD test environment. Measured HBM waveforms have been presented in the open 
literature; in some of these waveforms, large voltage oscillations are observed. This phenomenon can be 
explained by modeling the HBM tester and snapback-type ESD clamp as a relaxation oscillator. This 
physical picture reveals that the ESD clamp’s holding current and its internal charge storage determine its 
susceptibility to test-induced oscillations, and further emphasizes the need to characterize ESD protection 
devices with techniques other than just square pulse testing. 
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2.6 Figures 
 
Figure 2.1.   DC, TLP and VFTLP I-V curves. TLP pulse-width is 100ns; VFTLP is 25ns. The device-
under-test is a 5V GGNMOS in a 90nm CMOS process; W/L = 100μm/0.72μm. The DUT failed upon 
snapback (13.3V) during DC IV sweep; It2 measured during TLP was 410 mA. The VFTLP IV sweep 
was not taken up to the failure point. 
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Figure 2.2   VDUT(t) from VFTLP at a current level IDUT=125mA for the same device as in Figure 2.1. 
Data are obtained using a 12GHz digital sampling oscilloscope. 
 
 
Figure 2.3   EETLP tester schematic [45]. The charge cable length defines the duration of the flat part of 
the pulse where IDUT(t) is at steady-state. The pulse falling edge decay time constant is equal to 
Cterm∙(Rterm+Zo) = Cterm∙100Ω. 
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Figure 2.4   EETLP measurement results. (a) IDUT(t) and (b) VDUT(t). The device-under-test (DUT) is a 5V 
GGNMOS in a 90nm CMOS process; W/L = 100μm/0.72μm. The snap-up voltage Vsnap-up is observed to 
be an increasing function of Cterm. 
 
 
Figure 2.5   Transient I-V curve extracted from the dataset labeled “Cterm=4.3nF” in Figure 2.4. (a) The 
entire I-V curve. (b) Zoomed-in view near the holding point (Vhold, Ihold). 
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Figure 2.6   EETLP measurement results for 3 GGNMOS, each with a different drain silicide-block length 
(LDSBLK). Each device has 10 fingers; each finger has W/L of 10μm/0.72μm. Cterm=4.3nF. (a) IDUT(t). (b) 
VDUT(t). (c) Transient I-V curves. 
 
 
Figure 2.7   (a) Measured TLP I-V for the same GGNMOSs used in Figure 2.6. Both devices have 10 
fingers, and the zig-zag I-V curve results from non-uniform turn-on among the fingers. (b) TLP system 
load-line prevents accurate extraction of Vhold from a quasi-static I-V curve; here, the device with higher 
RON falsely appears to have higher Vhold. 
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Figure 2.8   (a) MOSFET ESD model. As the devices used in this work contain a silicide-blocked drain 
ballasting resistance, the device series resistance is lumped into a single term on the drain-side RDSBLK. (b) 
Implementation of the LNPN in the wrapper model. In this work, a uni-directional representation of the 
LNPN is used, since the GGNMOS were operated in just one polarity. 
 
 
Figure 2.9   Simulated GGNMOS I-V. Both the DC I-V and the pulsed I-V match well to the 
measurements results of Figure 2.1, regardless of the τF value. The TLP I-V curves are constructed by 
simulating a pulse voltage source (10ns rise-time and 100ns pulse-width) connected to the DUT through a 
50Ω series resistance. The DC I-V is simulated using a DC voltage sweep with high source impedance 
(500Ω). 
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Figure 2.10   Simulated response of the GGNMOS to EETLP. The transit time parameter is to set 
τF=400ps. The device snap-up behavior well matches the measurement results of Figure 2.4. The transient 
Vt1 from this simulation is a bit lower than that shown on the device pulsed I-V curve (Figure 2.1 and 
Figure 2.9); this is because the tester pre-charge voltage is larger in this case and thus so is the dV/dt 
triggering effect. At the same time, the transient Vt1 seen in this simulation is larger than that obtained 
from a single pulse measurement (e.g. Figure 2.2), because GGNMOS snapback is too fast to be fully 
resolved by the 12 GHz oscilloscope. 
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Figure 2.11   Simulated response of the GGNMOS to EETLP. The transit time parameter is set as τF=0. 
Voltage snap-up always occurs and is exaggerated, regardless of the value of Cterm. This is contrary to the 
measurement results. Also note that the device is incorrectly predicted to turn on without any snapback 
because the exclusion of Cdiff from the model allows the DUT to change between OFF- and ON-states 
instantaneously. 
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Figure 2.12   Three 5V GGNMOS of 100μm channel width in 90nm CMOS process were characterized 
using EETLP with Cterm=820pF. Three devices with different channel length (Lgate) are tested: 
Lgate=0.72μm, 1.2μm, and 1.64μm, respectively. (a) IDUT(t). (b) VDUT(t). (c) Transient I-V curves. 
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Figure 2.13   (a) Simulation set-up for an HBM tester with a GGNMOS DUT. The initial pre-charge 
voltage on CHBM in this simulation is 80V. (b) Simulated VDUT(t) and IDUT(t). After the GGNMOS DUT 
first turns off, CTB gets charged up to Vt1 and the GGNMOS is triggered a second time. CTB then dumps 
its charge into the GGNMOS, resulting in a sudden burst of current. Very similar behavior is seen in the 
measurement data presented in Figure 2.14 of [59]. Notice that ringing occurs in the early part of the 
HBM discharge, ~10−50ns. This damped oscillatory behavior results from a device-tester interaction 
described in subsection 2.4.2. 
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Figure 2.14   (a) Schematic representation of a relaxation oscillator [34]. (b) Corresponding VDUT(t). 
Notice the resemblance of (a) to an HBM tester. For oscillation to occur, CTB must be present and the 
tester output resistance RS must be large. Note that the inductor LS in the HBM tester model (Figure 2.13 
and Figure 2.17) is not a necessary component of a relaxation oscillator. 
 
 
Figure 2.15   (a) Simulation model of a relaxation oscillator. (b) Simulated VDUT(t), ISUPPLY=10mA. (c) 
Simulated VDUT(t), ISUPPLY=50mA. (d) The oscillation frequency as a function of ISUPPLY. The simulation 
results are consistent with eq. (2.10) until ISUPPLY reaches 42mA. Above that current level, the system is 
stable. 
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Figure 2.16   Simulated VDUT(t) under HBM testing with different tester parasitic inductance LS. There is 
no artificial noise source in the simulation, so the oscillatory response is inherent to the system. Aside 
from the time shift, the two simulated VDUT(t) are almost identical in terms of swing and frequency for 
their oscillatory response at the beginning. This result slows that the initial instability is governed by the 
theory of relaxation oscillation. The time shift merely comes from the fact that the rate of CHBM 
discharges through LS is different because LS is different. 
 
 
Figure 2.17   Simulation set-up used to illustrate instability during HBM testing. The initial pre-charge 
voltage on CHBM is 300V. The current source Inoise represents noise in the system. Two GGNMOS devices 
with same (Vt1, It1, Vhold) but different Ihold (5mA and 10mA) are simulated. 
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Figure 2.18   (a) Simulated VDUT(t) and (b) IDUT(t) for the set-up of Figure 2.17. In (b), a zoomed-in view 
is provided. The noise pulse induces oscillations only in the device with the higher holding current. 
Relative to Figure 2.13, there is very little ringing at the beginning of the HBM event, due to the higher 
pre-charge voltage and thus higher initial IHBM in this case. 
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Chapter 3. Distributed Multi-finger MOSFET ESD Models 
This chapter presents a model for multi-finger MOSFETs operating under ESD conditions. It is a 
distributed model that can reproduce the effect of layout geometry on trigger voltage, on-state resistance, 
and non-uniform turn-on of device fingers [11]. A three-terminal transmission line pulsing technique 
enables model parameter extraction. Analysis of measurement data and TCAD simulation reveals that 
self-heating is not uniform across the device, and this affects the relation between on-state resistance and 
the number of fingers [12]. With self-heating incorporated, the model correctly reproduces the device I-V 
curve up to high current levels. 
3.1 Motivation 
It is customary to characterize the snapback operation of a MOS device utilized as a snapback clamp; 
however, all MOSFETs that may be exposed to ESD should be characterized to prevent unexpected 
breakdown [63]. Transistors exposed to ESD include those used in I/O circuits and active rail clamp 
circuits. A multi-finger MOSFET layout style is usually employed both for protection devices and for 
transistors in output drivers. The device fingers generally do not get triggered into snapback all at the 
same current level, and the non-uniform triggering can result in ESD performance degradation 
[52],[53],[64],[65]. 
EDA tools can assist the design of on-chip ESD protection networks, but this requires the 
availability of device compact models that extend to the ESD operating region. Many ESD-relevant 
models for MOSFETs may be found in the literature, e.g., [13]–[24]. However, the majority of these 
works treat the body resistance as a single element, in effect representing the device as a single-finger 
MOSFET, and the resultant model does not capture non-uniform triggering among the fingers. Only a 
limited effort has been made to model non-uniform triggering by constructing a distributed model of the 
body resistance [65], and without providing a robust methodology for parameter extraction or model 
verification. 
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This chapter demonstrates a methodology to characterize and model multi-finger ESD-MOSFETs. 
The resulting compact model is scalable with respect to device layout geometry and accurately reproduces 
non-uniform triggering of the device fingers under ESD conditions. This chapter presents the model for 
the distributed body resistance network, and additionally focuses on the modeling of self-heating in multi-
finger devices.  
3.2 Model 
Figure 3.1 illustrates the usual layout of a multi-finger MOSFET. Based on the layout geometry, a 
distributed model is proposed, similar to that in [65]. An illustration of the distributed model is provided 
in Figure 3.2, in which the parts of the model representing the well resistances are shown separately from 
the transistor part of the model for improved visibility. The resistor mesh connecting the body terminals 
of all fingers is defined as the Rbody network. 
Each finger of the transistor is represented using the ESD MOSFET model shown in Figure 3.3 
[9],[10],[13],[23]; the model represented by Figure 3.3 will henceforth be referred to as the “finger 
model”. The channel current (Ids) is provided by the MOSFET model from the process design kit (PDK) 
but with certain terms zeroed out, such as those related to impact ionization [66],[67], because the PDK 
model is inaccurate at high current levels. An ESD “wrapper” model is used to extend the model to ESD 
current levels by the addition of a parasitic lateral bipolar transistor (LNPN) and an impact ionization 
current source (Iii). The ESD wrapper model also includes the drain and source series resistances (RD and 
RS) which may be large due to silicide-blocking. The parameters for the ESD wrapper model are extracted 
at current levels typical of those during ESD. 
The Rbody network of well resistance in Figure 3.2 retains the spatial dependency of each finger’s 
local body potential. Each of the four unique resistors in Figure 3.2 is assumed to have the geometry 
illustrated in Figure 3.4. The resistance of each element, Req, is modeled as 
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𝑅𝑒𝑞 = 𝑅□ ∙
𝐿𝑒𝑓𝑓
𝑊𝑒𝑓𝑓
 
(3.1) 
where R□ denotes the sheet resistance (of the P-well, in this case). Leff and Weff are the effective length 
and width of the resistor, respectively.  
A distributed model is used for the well resistance to retain the spatial dependency of each finger’s 
local body potential. Each of the four unique resistors in Figure 3.2 is assumed to have the geometry 
illustrated in Figure 3.4. Empirical, layout-dependent expressions for the four unique elements shown in 
Figure 3.2 are given in (3.2)–(3.5). The functions used to model the Rbody network resistors are inspired by 
those used previously to model trapezoid-shaped resistors [22] and spreading resistors [23]. 
𝑅𝑠𝑖𝑑𝑒 = 𝑅□ ∙
𝑠𝑆 + 𝑑𝐷,𝑒𝑑𝑔𝑒
𝑊𝑒𝑓𝑓,𝑠𝑖𝑑𝑒
 
(3.2) 
where 𝑊𝑒𝑓𝑓,𝑠𝑖𝑑𝑒 = 𝑤𝑓 + 2𝑠𝑑. 
𝑅𝑓𝑖𝑛𝑔𝑒𝑟 = 𝑅□ ∙
𝑠𝐷
𝑊𝑒𝑓𝑓,𝑓𝑖𝑛𝑔𝑒𝑟
 
(3.3) 
where 𝑊𝑒𝑓𝑓,𝑓𝑖𝑛𝑔𝑒𝑟 = 𝐿𝑓 [1 + ln (
𝑤𝑓
2∙𝑤𝑓0
)
𝛾
] + 𝑑D + 𝑑𝑆. 
𝑅𝑏𝑎𝑠𝑒,𝑆 = 𝑅□ ∙
2 × 𝑑𝑆
𝑤𝑓
 
(3.4) 
𝑅𝑏𝑎𝑠𝑒,𝐷 = 𝑅□ ∙
2 × 𝑑𝐷
𝑤𝑓
 
(3.5) 
These equations provide a good global fitting of the measurement data to the simulation data for a 
wide range of layout geometries, especially in regards to the trigger voltage (Vt1) and on-state resistance 
(RON). Among all the layout geometric variables, Nf (number of fingers) and wf (width of each finger) 
deserve the most attention. The well tap spacings, sD and sS, are often fixed at their minimum allowed 
values to maximize device density. The drain/source silicide-blocking lengths, dD and dS, are generally set 
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to the pre-determined values that maximize It2 per layout area. Therefore, this chapter focuses on Nf and 
wf, the primary design variables. 
Due to limited test-chip area, only a small number of test structures are dedicated to explore the 
dependence of Ron, Vt1, and Vhold on sD and sS. With fixed nominal wf=20μm, measurement shows that the 
I-V characteristic has no quantifiable dependence on typical sD and sS ranging from 1 to 5μm; device-to-
device variation masks any observable pattern on Vt1 or Vhold. Also, there is no test structure to quantify 
the effect of dD and dS because the given (dD, dS) is suggested to be optimal by the PDK for ESD 
MOSFET. However, compared to (sD, sS), the effect of (dD, dS) may deserve further study, as they are also 
the design variables for on-resistance and turn-on uniformity.  
3.3 Model Parameter Extraction 
3.3.1 Measurement Setup 
Previous works have addressed parameter extraction for the finger model [9],[10],[13]–[23]. This 
chapter focuses on the extraction of the model parameters for the body resistance network. The test 
structures used are multi-finger NMOS with various layout geometries, fabricated in a 130nm CMOS 
process. All test devices are 1.2V thin-oxide NFET with 120nm gate length. Model parameters are 
extracted from pulsed I-V data. Pulse measurements allow the DUT to reach ESD current levels; under 
DC test conditions, thermal or gate dielectric breakdown would occur at an insufficient current level. A 
transmission line pulsing (TLP) system [32] is used to produce pulses with 100ns width and 10ns rise-
time. The transmission line that delivers the pulse is connected between the drain (D) and source (S) 
terminals. To extract ESD characteristics as functions of gate bias, 3-terminal test structures with probe 
pads at the D, S, and gate (G) terminals are used, and a gate biasing probe is connected, as shown in 
Figure 3.5(a). To extract parameters for the Rbody network, test structures equipped with probe pads at 
their D, S and body (B) terminals are characterized using the three terminal TLP set-up (3T-TLP) shown 
in Figure 3.5(b). The 3T-TLP system allows for body current (IB) measurement. A current probe samples 
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IDUT—the total current in the device-under-test (“DUT”)—as it enters terminal D. The probe contacting 
terminal B is connected to the transmission line shield via a short jumper wire. The jumper is a 3-cm litz 
wire which passes through a second current probe that measures IB. Kelvin probing is used to measure the 
potential difference (VDUT) between nodes D and S. 
3.3.2 Rbody Network Component Extraction 
Figure 3.6 shows the quasi-static IDUT-VDUT curve obtained from the 3T-TLP measurement on a 6-
finger GGNMOS. The iconic zigzag shape of the curve results from a varying number of fingers 
triggering at different current levels. There is some overlap between the branches of the zigzag I-V curve 
because the number of fingers that are triggered by a single pulse is somewhat non-deterministic, 
presumably due to the carrier multiplication process. Figure 3.7 shows the corresponding IB-IDUT curve, 
which similarly contains multiple branches. 
Most of the model parameters are obtained from the device layout; however, the effective sheet 
resistance (R□) must be obtained from measurement. The data of IB-IDUT curves are used to extract R□. 
First, IB is simulated, assuming that R□ is equal to the P-well sheet resistance value given in the PDK 
documentation. Then, the value of R □  is fine-tuned by fitting the simulated IB-IDUT curve to the 
measurement result. The simulated I-V curves match the measured ones only if R□ is modeled as a 
function of the current through the corresponding resistor, using the empirical expression given in (3.6). 
𝑅□(𝐼𝑅) = 𝑅𝑆0 + 𝑅𝑆𝑀 (1 +
𝐼𝑅
𝐽0 ∙ 𝑊𝑒𝑓𝑓
)⁄  
(3.6) 
The hole current due to impact ionization flows primarily in a thin layer close to the surface prior to 
snapback; it spreads deeper into the P-well afterward, thereby widening the cross-sectional area of the 
body resistor [19],[20],[50],[68]. This is conjectured to be the reason that R□ decreases when the current 
IR reaches a sufficiently high level, the effect modeled by (3.6). The model parameters RS0, RSM, and J0 
are obtained by fitting the simulated IB to the measured values (e.g., Figure 3.7). At the start of the 
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parameter optimization procedure, RS0 is set equal to the provided value of the P-well sheet resistance and 
RSM is set to be one order of magnitude larger than RS0. 
3.4 Model Verification 
In this section, it will be demonstrated that the proposed compact model well represents: 
1) Vt1(VGS) 
2) Vt1(Nf, wf) 
3) Non-uniform turn-on of the MOSFET fingers 
3.4.1 Gate Bias Effect 
Figure 3.8(a) shows the measured and simulated TLP I-V curves measured at different values of VGS. 
Figure 3.8(b) shows the extracted Vt1 as a function of VGS. Simulation accurately represents the I-V 
curves and Vt1 as functions of gate bias, except in the case that only one finger of the device is triggered 
on, which is elaborated on in the following sections. VGS modulates the impact ionization generated body 
current which, in turn, provides the base current for the parasitic LNPN [13],[57]; snapback occurs when 
the LNPN turns on. Accurate modeling of VGS(Vt1) is critical for designing gate-coupled MOSFET 
protection circuits and active rail clamp protection circuits [63]. 
3.4.2 Trigger Voltage Vt1 
The trigger voltage, Vt1, depends on the body resistance seen by the finger that first turns on. This 
first finger is most likely to reside at the center of the multi-finger structure because it is farthest away 
from the body pick-up ring at the periphery. Figure 3.9 shows the Vt1 values extracted from both 
measurement and simulation for GGNMOS with a varying numbers of fingers (Nf) and finger width (wf). 
Although the measured Vt1 varies by about 0.1V from pulse to pulse or sample to sample, the simulated 
Vt1 values match the measurement results reasonably well, indicating that the distributed MOSFET model 
captures the dependency of Vt1 on layout parameters. 
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3.4.3 Non-uniform Turn-on of Fingers 
Figure 3.10 compares the measured IDUT-VDUT curve of Figure 3.6 with that from simulation. 
Simulation correctly predicts non-uniform triggering of the gate fingers and confirms that it is the central 
two fingers which turn on at the lowest current, because the central fingers see a larger effective body 
resistance. The on-state resistance (RON) of each branch of the IDUT-VDUT curve is accurately represented 
in simulation. 
Because the distributed model in Figure 3.2 is constructed based on the symmetric layout in Figure 
3.1, the model is also symmetric and thus cannot represent conduction by an odd number of fingers. 
Therefore, it will not reproduce the IDUT-VDUT branch labeled as “1-finger” in Figure 3.6. However, this 
branch can be forced to appear in simulation by disabling all fingers except a central one or by 
introducing a small asymmetry into the model. The dashed line in Figure 3.10 shows the 1-finger 
simulation result; it matches up well against the measurement data, confirming that this branch of the 
curve is indeed due to conduction by just 1 finger. 
Figure 3.11 shows the simulated IB-IDUT curve. The discontinuities and the slope changes evident in 
the measurement data are replicated in the simulation; these occur each time a new finger or pair of 
fingers is triggered on, as will be demonstrated next. At any given point on the curve, the total body 
current IB is the sum of the individual fingers’ body currents as indicated in (3.7). 
𝐼𝐵 =∑𝐼𝐵[𝑖]
𝑜𝑛
, 𝑖 ∈ [1, 𝑁] (3.7) 
where IB[i] is the body current contributed by the i
th
 finger of a N-finger device; note that the sum in (3.7) 
is taken over only the fingers that are triggered on. IB jumps, i.e. IB(IDUT) is discontinuous, whenever a 
new finger is triggered on and the number of current sources in the sum changes. This will be illustrated 
for the specific case of the 6-finger GGNMOS shown in Figure 3.2. Define 𝐼𝐷𝑈𝑇 as the minimum current 
for which 4 fingers are triggered on; for 𝐼𝐷𝑈𝑇 < 𝐼𝐷𝑈𝑇 , only the center 2 fingers will be on. The body 
potential for each of the triggered on fingers is expressed in (3.8). 
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𝑉𝐵[𝑖] = 𝑉𝐵𝐸,𝑜𝑛 + 𝐼𝑆[𝑖] ∙ 𝑅𝑆 (3.8) 
where IS[i] is the current flowing in the source of the i
th
 finger and RS is its source-side series resistance; 
RS is the same for each finger. Once a finger is triggered, the potential drop across its LNPN’s base-
emitter junction is roughly pinned at VBE,on. In the case that 𝐼𝐷𝑈𝑇 < 𝐼𝐷𝑈𝑇 (“case (a)”), the current divides 
equally between the center two fingers, i.e., 𝐼𝑆[1] = 𝐼𝑆[2] =
1
2
(𝐼𝐷𝑈𝑇 − 𝐼𝐵). It follows that 𝐼𝐵[1] = 𝐼𝐵[2] =
1
2
𝐼𝐵. 
The total body current for this case, 𝐼𝐵
(𝑎), is thus given by Eq. (3.9). 
𝐼𝐵
(𝑎) =
2𝑉𝐵𝐸,𝑜𝑛
𝑅𝐵
(𝑎) + 𝑅𝑆
+
𝑅𝑆
𝑅𝐵
(𝑎) + 𝑅𝑆
𝐼𝐷𝑈𝑇 
(3.9) 
where 
𝑅𝐵
(𝑎) = (
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2
)‖ {𝑅𝑏𝑎𝑠𝑒,𝐷 + (
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2
)‖ (𝑅𝑏𝑎𝑠𝑒,𝑆 + 𝑅𝑠𝑖𝑑𝑒)} 
(3.10) 
Next consider the case that 𝐼𝐷𝑈𝑇 ≥ 𝐼𝐷𝑈𝑇 (“case (b)”). Due to the layout symmetry, 𝐼𝑆[1] = 𝐼𝑆[2] and 
𝐼𝑆[3] = 𝐼𝑆[4]; also, 𝐼𝐵[1] = 𝐼𝐵[2] and 𝐼𝐵[3] = 𝐼𝐵[4]. It also follows that 𝐼𝑆[1] + 𝐼𝑆[3] =
1
2
(𝐼𝐷𝑈𝑇 − 𝐼𝐵). 
The total body current, 𝐼𝐵
(𝑏)
, in this case is given by (3.11). 
𝐼𝐵
(𝑏) =
4𝑉𝐵𝐸,𝑜𝑛
2𝑅𝐵
(𝑏) + 𝑅𝑆
+
𝑅𝑆
(2𝑅𝐵
(𝑏) + 𝑅𝑆)
𝐼𝐷𝑈𝑇 −
(𝑅𝑆‖2𝑅𝐵
(𝑏))
𝑅𝑏𝑎𝑠𝑒,𝑆 + 𝑅𝑠𝑖𝑑𝑒
(𝐼𝑆[1] − 𝐼𝑆[3]) 
(3.11) 
where 
𝑅𝐵
(𝑏) = (
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2
)‖ (
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2
)‖ (𝑅𝑏𝑎𝑠𝑒,𝑆 + 𝑅𝑠𝑖𝑑𝑒) 
(3.12) 
At the current level 𝐼𝐷𝑈𝑇 = 𝐼𝐷𝑈𝑇 , (3.9) and (3.11) yield different values of IB, indicating that the 
function is discontinuous. This becomes especially evident if one neglects the right-most term in (3.11), 
which is smaller than the others. This results in a linear relation between IB and IDUT, with the slope and y-
intercept being different for cases (a) and (b). Eq. (3.8) also explains why in Figure 3.11 IB is observed to 
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be an increasing function of IDUT, even after all the fingers are operating in snapback; the increasing 
voltage drop across the source resistor RS causes VB[i] to rise. 
The lowest current branch in Figure 3.11 is the result of conduction in just a single finger and will 
not appear in the simulation results unless it is forced to do so. The simulation results predict that the 
GGNMOS will have negligibly small IDUT until IB is large enough to turn on the first finger, but in 
measurement IDUT appears at lower IB levels than predicted. This discrepancy is attributed to non-uniform 
conduction across the finger width, which occurs at very low current levels [69],[70],[71]. 
3.5 On-state Resistance and Self-heating  
The on-state resistance (RON) of a multi-finger MOSFET is a function of the total device width as 
well as the series resistance of each finger. Since each finger carries a significant current during ESD, its 
series resistance is affected by self-heating. However, each finger may not carry the same amount of 
current, so the amount of self-heating is not the same. Consequently, each finger contributes differently to 
the overall Ron. The distributed compact model should reproduce this effect. 
3.5.1 Single-finger On-state Resistance, Ron1 
In [69], it was proposed that the differential on-state resistance of a single-finger NMOS operating in 
snapback, Ron1, can be expressed by the analytical formula shown in (3.13). 
𝑅𝑜𝑛1 =
𝜕𝑉𝐷
𝜕𝐼𝐷
= 𝑅𝐷 + 𝑅𝐵 ∙
𝛽(𝑀 − 1) − 1
𝛽𝑀
 
(3.13) 
However, Eq. (3.13) does not include the effect of the source-side series resistance RS. The following 
analysis provides a more detailed formulation for Ron1. Ron1 at a DC bias point (VDUT, IDUT) is obtained 
from a linear, small-signal model of the device. In snapback mode, a single-finger GGNMOS can be 
represented by the forward Ebers-Moll model, as shown in Figure 3.12(a). Note that the channel current 
of the GGNMOS is not included in the model; under snapback operation, its contribution to Ron1 is 
negligible relative to that of the LNPN. All elements in the schematic shown in Figure 3.12(a) are 
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linearized to obtain the small-signal model shown in Figure 3.12(b). The detailed steps of this exercise are 
presented in subsection 3A.1. Using the small-signal model in Figure 3.12(b), the differential on-state 
resistance Ron1 can be derived, with the result shown in (3.14). 
𝑅𝑜𝑛1 = 𝑅𝐷 +
𝑅𝐵(𝑟𝑒 + 𝑅𝑆)
𝑅𝐵 + 𝑟𝑒 + 𝑅𝑆
+ 𝑟𝜇 ∙ (1 −
𝑀𝛼𝑅𝐵
𝑅𝐵 + 𝑟𝑒 + 𝑅𝑆
) 
(3.14) 
Next, Eq. (3.14) is evaluated in the limiting case that ID is very large (ID→∞). Under this condition, 
re ≪ 𝑅𝑆 , rμ ≈ 0, and M∙α approaches 1 [57]. The resultant Ron1 is given by the expression in (3.15). 
lim
𝐼𝐷→∞
𝑅𝑜𝑛1 = 𝑅𝐷 +
𝑅𝐵𝑅𝑆
𝑅𝐵 + 𝑅𝑆
 
(3.15) 
In the usual case that RB ≫ RS, Ron1 at high current levels is well approximated by (3.16). 
𝑅𝑜𝑛1 ≅ 𝑅𝐷 + 𝑅𝑆 (3.16) 
In a multi-finger device that is fully triggered on, each finger will contribute to the overall on-state 
resistance. Using (3.16) to represent the on-state resistance of a single finger, the overall on-state 
resistance of a multi-finger MOSFET is expected to have the value given by (3.17).  
𝑅𝑜𝑛 =
𝜕𝑉𝐷
𝜕𝐼𝐷
= [∑
1
𝑅𝑜𝑛1[𝑖]
𝑁
𝑖=1
]
−1
= [∑
1
(𝑅𝐷 + 𝑅𝑆)
𝑁
𝑖=1
]
−1
= (
𝑑𝐷 + 𝑑𝑆
𝑤𝑓
) ∙
𝑅𝑑𝑖𝑓𝑓
𝑁𝑓
 
(3.17) 
where dD and dS are the lengths of the silicide-blocked regions on the drain and source sides, respectively, 
and Rdiff is the sheet resistance of the silicide-blocked drain/source diffusion. The measurement and 
simulation results shown in Figure 3.13 both confirm that the overall Ron varies as (Nfwf)
–1
, as predicted 
by (3.17). 
3.5.2 Modeling Non-uniform Self-heating 
Although the measurement and simulation results in Figure 3.13 appear to be in good agreement, 
further investigation reveals that a systematic error in the simulation results appears if the normalized on-
state resistance (Ron,norm) is plotted as a function of Nf, as shown in Figure 3.14. Ron,norm is obtained by 
41 
 
multiplying the overall RON by the total channel width (Nfwf). Based on (3.17), Ron,norm is expected to be 
a constant, independent of Nf, which is indeed seen in the simulation results of Figure 3.14 (data labeled 
“Sim. w/o Self-Heating”). In contrast, the measurement results in Figure 3.14 show that the normalized 
on-state resistance is an increasing function of Nf. This phenomenon is attributed to non-uniform self-
heating, which has two root causes. 
a) Heat generation differs among the fingers. 
Even after all the fingers of a GGNMOS have been triggered on, they do not each conduct the same 
amount of current. As demonstrated in (3.20), the center fingers carry more current than the outer 
fingers. The higher current density for the center fingers causes them to experience more Joule 
heating. 
b) Less heat is transported away from the central fingers than the outer fingers. 
A finger located in the middle of a multi-finger structure is surrounded by other fingers which act as 
heat sources. Consequently, there is a reduced temperature gradient; the gradient is what drives heat 
transport. The fingers located at the outer edges of the multi-finger structure are adjacent to “cold” 
silicon on one side, which promotes heat dissipation.  
The net effect is that the temperature near the central fingers is higher than that near the outer fingers. 
The source and drain resistances of an individual finger are increasing functions of the local temperature 
because of reduced carrier mobility [72]. The GGNMOS model was reformulated to include self-heating, 
following the approach described in [13]. The drain and source series resistors, RD and RS, of a finger are 
modeled as functions of the local temperature rise, ΔT, by (3.18). 
{
 
 
 
 𝑅𝐷 = 𝑅𝐷,𝑇0 ∙ (1 +
Δ𝑇
𝑇0
)
𝛿
𝑅𝑆 = 𝑅𝑆,𝑇0 ∙ (1 +
Δ𝑇
𝑇0
)
𝛿
 
(3.18) 
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where T0 is the ambient temperature. RD,T0 and RS,T0 are the nominal drain and source series resistances at 
the ambient temperature. The self-heating coefficient, δ, is a fitting parameter. ΔT of each finger is found 
during circuit simulation using the thermal equivalent circuit shown in Figure 3.15. The thermal circuit 
elements RTH and CTH are extracted from measurement of a 2-finger GGNMOS test structure. Pulsed I-V 
simulations were performed using the enhanced compact model; in the simulations, each finger of the N-
finger GGNMOS has an identical thermal equivalent circuit applied. The normalized on-state resistance 
was extracted from the new simulation results. As seen in Figure 3.14, the model that includes self-
heating reproduces the measurement results. 
The RON values plotted in Figure 3.13 and Figure 3.14 are extracted from the I-V curves at moderate 
current levels (IDUT ≈
1
2
𝐼𝑡2), before the I-V curves show significant bending due to severe self-heating. 
The device on-state resistance can be found by summing the on-state resistance of each finger in an 
inverse fashion, e.g. as done in (3.17), only if the I-V characteristic of each finger has the same x-
intercept, Vhold, as illustrated in Figure 3.16(a). However, circuit simulation can be used to obtain the 
device I-V curve all the way up to its second breakdown point, as demonstrated in Figure 3.16(b).  
3.5.3 TCAD Simulation of Self-heating 
Non-uniform self-heating was attributed, in part, to the fact that each finger does not carry equal 
current, as demonstrated in (3.21). After triggering, the current flowing through the i
th
 finger, ID[i], is 
given by (3.19). 
𝐼𝐷[𝑖] =
𝑉𝐷𝑈𝑇 − 𝑉ℎ𝑜𝑙𝑑[𝑖]
𝑅𝐷[𝑖] + 𝑅𝑆[𝑖]
 
(3.19) 
where Vhold[i], RD[i], and RS[i] are the holding voltage, drain-side and source-side series resistances of the 
i
th
 finger, respectively. Once the device starts to heat up, the lattice temperature is higher for the center 
fingers, causing them to have larger RD, RS and Vhold; the latter is a result of the LNPN’s temperature-
dependent gain [72]. This increases the input resistance of the central fingers, which steers current toward 
the colder, outer fingers in a sort of ballasting effect. This analysis is justified based on TCAD transient 
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simulation of multi-finger GGNMOS response to a pulse current input. The TCAD results shown in 
Figure 3.17 confirm that the lattice temperature is highest near the central fingers, and the results shown 
in Figure 3.18 confirm that ballasting becomes significant at high current levels. As shown in Figure 
3.18(a), when the device is operating on the lower part of the snapback I-V curve (IDUT=0.16It2), the 
current per finger consistently decreases as one moves from the center fingers to the outer fingers. 
However, at a higher total current level (e.g., IDUT=0.81It2), Figure 3.18(b) shows that the current per 
finger is virtually a constant for all fingers except the two on the outside edges, confirming the current 
steering effect.  
The detailed dynamics of the time-dependent current distribution inside the MOSFET could be 
modeled by making all the device parameters—including RD, RS, M, and β—be functions of temperature, 
and assigning position dependent thermal parameters to the fingers. The resulting complexity of both the 
model and the parameter extraction procedure is not compatible with the aims of compact modeling, 
especially considering that the simpler model already provides a good representation of the device 
terminal characteristics. TCAD is recommended for the microscopic analysis of device behavior.  
3.6 Summary 
A distributed, compact model of a MOSFET operating under ESD conditions is shown to produce 
pulsed I-V characteristics that scale with respect to the device layout geometry. The distributed model 
accurately represents the device I-V from low to high current levels, reproducing non-uniform turn-on 
among the device fingers and non-uniform self-heating. The distributed model provides a pulsed I-V 
response that is accurate across a wider range of ESD conditions than that of a single-finger model. 
3.7 Supplement: Derivation of Single-finger Ron1 Model 
The expression for Ron1 is derived using the model of Figure 3.12(a). The DC bias current, ID, can 
be expressed by (3.20).  
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𝐼𝐷 = 𝛼𝐼𝐸 + (𝑀 − 1) ∙ 𝛼𝐼𝐸 = 𝑀(𝑉𝐶𝐵) ∙ 𝛼𝐼𝐸(𝑉𝐵𝐸) (3.20) 
The forward, common-base current gain parameter, α, is a function of VCB, but this bias dependency is 
weak relative to those of M and IE. Thus, it is not included in the analysis. In the vicinity of the DC bias 
point, the drain current may be expressed by (3.21). 
𝐼𝐷(𝑉𝐵𝐸 + 𝑣𝐵𝐸 , 𝑉𝐶𝐵 + 𝑣𝐶𝐵) = 𝐼𝐷(𝑉𝐵𝐸 , 𝑉𝐶𝐵) + 𝑖𝐷(𝑣𝐵𝐸 , 𝑣𝐶𝐵) (3.21) 
A linearized modeling approach is used for the small signal and thus iD is represented by (3.22). 
𝑖𝐷 = 𝑣𝐵𝐸 ∙
𝜕𝐼𝐷
𝜕𝑣𝐵𝐸
|
𝑉𝐵𝐸
+ 𝑣𝐶𝐵 ∙
𝜕𝐼𝐷
𝜕𝑣𝐶𝐵
|
𝑉𝐶𝐵
 
(3.22) 
Expressions for the derivatives are derived in (3.23) and (3.24). 
𝜕𝐼𝐷
𝜕𝑣𝐵𝐸
= 𝑀𝛼
𝜕𝐼𝐸
𝜕𝑣𝐵𝐸
= 𝑀𝛼
𝐼𝐸
𝑘𝑇
𝑞
= 𝑀𝛼𝑟𝑒 = 𝑀𝑔𝑚 
(3.23) 
𝜕𝐼𝐷
𝜕𝑣𝐶𝐵
=
𝜕𝑀
𝜕𝑣𝐶𝐵
∙ 𝛼𝐼𝐸 ≡
1
𝑟𝜇
 
(3.24) 
The small-signal model derivation is completed by finding an expression for iE. Using Figure 3.12(a), this 
is found to be  
𝑖𝐸 =
𝑣𝐵𝐸
𝑟𝑒
 
(3.25) 
where re was defined in (3.23). The third terminal current, iB, is found using 
𝑖𝐵 = 𝑖𝐷 − 𝑖𝐸 (3.26) 
Eqs (3.22)–(3.26) constitute the small-signal model. A schematic representation of the model is shown in 
Figure 3.12(b). In contrast to the modeling approach used in [69], here it was not assumed that 𝜕𝐼𝐷 𝜕𝑉𝐶𝐵⁄  
and 𝜕𝑀 𝜕𝑉𝐶𝐵⁄  are constant.  
Given the small-signal single-finger model, Ron1 is obtained using (3.27). 
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𝑅𝑜𝑛1 =
𝑣𝐷
𝑖𝐷
 
(3.27) 
Based on the schematic of Figure 3.12(b), vD(iD) is obtained as follows:  
𝑣𝐷 = 𝑖𝐷𝑅𝐷 + 𝑣𝐶 (3.28) 
𝑣𝐶 = 𝑣𝐵 + 𝑟𝜇 ∙ (𝑖𝐷 −𝑀𝑔𝑚 ∙ (𝑣𝐵 − 𝑣𝐸)) (3.29) 
𝑣𝐵 = 𝑖𝐷 ∙ 𝑅𝑍 (3.30) 
where 𝑅𝑍 =
𝑅𝐵∙(𝑟𝑒+𝑅𝑆)
𝑅𝐵+𝑟𝑒+𝑅𝑠
. 
𝑣𝐸 =
𝑅𝑆
𝑟𝑒 + 𝑅𝑆
∙ 𝑣𝐵 
(3.31) 
Plugging (3.29)–(3.31) into (3.28), one obtains 
𝑣𝐷 = 𝑖𝐷 ∙ (𝑅𝐷 + 𝑅𝑍 + 𝑟𝜇 ∙ [1 −
𝛼𝑀𝑅𝐵
𝑅𝐵 + 𝑟𝑒 + 𝑅𝑆
]) 
(3.32) 
Solving for Ron1, one obtains 
𝑅𝑜𝑛1 = 𝑅𝐷 +
𝑅𝐵(𝑟𝑒 + 𝑅𝑆)
𝑅𝐵 + 𝑟𝑒 + 𝑅𝑆
+ 𝑟𝜇 ∙ (1 −
𝑀𝛼𝑅𝐵
𝑅𝐵 + 𝑟𝑒 + 𝑅𝑆
) 
(3.33) 
(3.33) can be further reduced if ID is sufficiently large. This is the condition of ID→∞ applied in (3.15). 
This condition can be reasonably satisfied once the device snapback because it only requires (i) re ≪ 𝑅𝑆 
and (ii) rμ ≈ 0. 
To satisfy (i), (3.34) is required. 
𝑟𝑒 ≪ 𝑅𝑆  →  𝐼𝐸 ≫
𝑘𝑇 𝑞⁄
𝑅𝑆
→ 𝐼𝐷 > 𝐼𝐸 ≫
𝑘𝑇 𝑞⁄
𝑅𝑆
 
(3.34) 
Because 𝑘𝑇 𝑞⁄ ≈ 27mV is small, the condition of ID ≫ 𝑘𝑇/𝑞𝑅𝑆 can be easily satisfied even at low IDUT 
after snapback. 
To satisfy (ii), (3.35) is required. 
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𝑟𝜇 =
𝜕𝑣𝐶𝐵
𝜕𝐼𝐷
≈ 0 → 𝑉𝐶𝐵 ≈ constant 
(3.35) 
Since VCB is the potential drop across the drain-body junction where impact ionization occurs, it is 
relatively constant after snapback even at low current level, and that rμ ≈ 0 is easily satisfied. 
3.8 Supplement: Analysis of Finger Current Distribution 
It is claimed that the center fingers conduct more current than the outer fingers. This statement is 
verified using proof by initially assuming the opposite, i.e., that each finger conducts an equal current. If 
the various ID[i] are all equal, and similarly the IS[i], it follows that the body currents IB[i] must all be 
equal. With this assumption, the body potential of each finger, VB[i], can be found analytically. This is 
done for the case of a 6-finger device, with the aid of the circuit model shown in Figure 3.19. The results 
are given in Eqs. (3.36)–(3.38).  
𝑉𝐵[1] = 𝐼𝐵 ∙
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2 {𝑅𝑏𝑎𝑠𝑒,𝐷 (
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2 + 𝑅𝑏𝑎𝑠𝑒,𝑆 + 𝑅𝑠𝑖𝑑𝑒) +
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2 (𝑅𝑠𝑖𝑑𝑒 + 𝑅𝑏𝑎𝑠𝑒,𝑆 + 𝑅𝑠𝑖𝑑𝑒) +
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2 (𝑅𝑠𝑖𝑑𝑒 + 𝑅𝑏𝑎𝑠𝑒,𝑆)}
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2 (
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2 + 𝑅𝑏𝑎𝑠𝑒,𝑆 + 𝑅𝑠𝑖𝑑𝑒) + 𝑅𝑏𝑎𝑠𝑒,𝐷 (
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2 + 𝑅𝑏𝑎𝑠𝑒,𝑆 + 𝑅𝑠𝑖𝑑𝑒) +
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2 (𝑅𝑏𝑎𝑠𝑒,𝑆 + 𝑅𝑠𝑖𝑑𝑒)
 
(3.36) 
𝑉𝐵[3]
= 𝐼𝐵 ∙ {
𝑅𝑠𝑖𝑑𝑒
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2 (𝑅𝑏𝑎𝑠𝑒,𝐷 +
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2 ) + (𝑅𝑏𝑎𝑠𝑒,𝑆 + 𝑅𝑠𝑖𝑑𝑒)
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2 (𝑅𝑏𝑎𝑠𝑒,𝐷 +
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2 ) + (𝑅𝑏𝑎𝑠𝑒,𝑆 + 𝑅𝑠𝑖𝑑𝑒)
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2 (𝑅𝑏𝑎𝑠𝑒,𝐷 +
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2 ) + (𝑅𝑏𝑎𝑠𝑒,𝑆 + 𝑅𝑠𝑖𝑑𝑒) (𝑅𝑏𝑎𝑠𝑒,𝐷 +
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2 ) + (𝑅𝑏𝑎𝑠𝑒,𝑆 + 𝑅𝑠𝑖𝑑𝑒)
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2
} 
(3.37) 
𝑉𝐵[5] = 𝐼𝐵 ∙
𝑅𝑠𝑖𝑑𝑒 {𝑅𝑏𝑎𝑠𝑒,𝑆 (
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2 + 𝑅𝑏𝑎𝑠𝑒,𝐷 +
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2 ) +
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2 (
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2 + 𝑅𝑏𝑎𝑠𝑒,𝐷 +
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2 ) +
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2 (
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2 + 𝑅𝑏𝑎𝑠𝑒,𝐷)}
𝑅𝑠𝑖𝑑𝑒 (
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2 + 𝑅𝑏𝑎𝑠𝑒,𝐷 +
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2 ) + 𝑅𝑏𝑎𝑠𝑒,𝑆 (
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2 + 𝑅𝑏𝑎𝑠𝑒,𝐷 +
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2 ) +
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2 (𝑅𝑏𝑎𝑠𝑒,𝐷 +
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2 )
 
(3.38) 
If the condition shown in (3.39) holds, further manipulation of the above expressions reveals the 
inequality shown in (3.40).  
𝑅𝑠𝑖𝑑𝑒 <
𝑅𝑓𝑖𝑛𝑔𝑒𝑟
2
 
(3.39) 
𝑉𝐵[5] < 𝑉𝐵[3] < 𝑉𝐵[1] (3.40) 
Indeed, (3.39) is an accurate statement given the typical multi-finger MOSFET layout; refer to 
Figure 3.4 and observe that the outermost fingers have the widest cross-section for body current flow. 
Because the body potential decreases from the center to the outer fingers (i.e., VB[5]<VB[3]<VB[1]), it 
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follows that IB[5]<IB[3]<IB[1], in contradiction to the assumption of constant IB[i]. Because the center 
fingers have higher IB[i] and VB[i], they must also have higher IS and ID. Therefore, it is verified that the 
center fingers conduct more current than the outer fingers, consistent with the simulation results. 
3.9 Figures 
 
Figure 3.1   Typical layout of a multi-finger MOSFET. The regions marked D, G and S are connected 
together by on-chip metal, forming the transistor drain, gate, and source terminals. The region marked B 
provides the body contact. The finger index ([i]) matches that in Figure 3.2 and serves an illustrative 
purpose only. Layout geometric parameters include the number of fingers (Nf; here Nf=6), finger width 
(wf) and length (Lf), spacing to body pick-up ring (sD and sS), lengths of drain and source diffusions (dD 
and dS). 
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Figure 3.2   Distributed model of the multi-finger NMOS shown in Figure 3.1. The internal body terminal 
of the i
th
 finger taps into the body resistance network at the same node B[i]. There are 4 uniquely-valued 
resistors in the body network—Rside, Rfinger, Rbase,S and Rbase,S; these may be mapped to the device layout as 
shown in Figure 3.4. In this figure, it is assumed that the gate fingers are tied to the ground terminal 
(“GGNMOS”). 
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Figure 3.3   Model of one MOSFET finger includes a channel current model and an ESD wrapper model. 
The channel current model is obtained from the PDK but with certain features disabled, including impact 
ionization, substrate current induced body effect (SCBE), and drain/source resistances [66],[67]. Note that 
the PDK MOSFET model already includes parasitic junction capacitors from drain and source to body. 
The ESD wrapper model includes collector and base currents (Ic and Ib) of the parasitic lateral bipolar 
transistor (LNPN), base-emitter diffusion capacitance (Cdiff), impact ionization current source (Iii), and 
drain and source resistances (RD and RS). The components in the ESD wrapper model are extracted under 
high current conditions to ensure validity. 
 
 
Figure 3.4   The values of Rside, Rfinger, Rbase,D, and Rbase,S are functions of their physical dimensions, 
obtained from the layout. 
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Figure 3.5   (a) Schematic of the TLP system with gate-biasing probe which has an embedded decoupling 
capacitor (Decap) to stabilize the gate-to-source potential during pulsing. (b) Schematic of the 3T-TLP 
system. CT1 and CT2 are current probes. 
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Figure 3.6   Quasi-static TLP I-V curve of a 6-finger GGNMOS, with wf = 20μm.  Several distinct on-
state branches result due to non-uniform turn-on among fingers. The solid lines connecting discrete data 
points indicate the time evolution of the pulse measurements. The number of fingers triggered on can be 
inferred from the RON value for each branch. 
 
 
Figure 3.7   Quasi-static IB vs. IDUT for the same GGNMOS as in Figure 3.6. 
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Figure 3.8   Gate bias effect on trigger voltage. (a) Measured and simulated TLP I-V curves as functions 
of VGS. (b) Measured and simulated Vt1 as extracted from the data shown in part (a). The device is a 2-
finger MOSFET with wf =20μm. The probe used to apply the gate bias contains a decoupling capacitor to 
ground which stabilizes the applied DC bias when pulses are applied at the drain. 
 
 
Figure 3.9   Measured and simulated Vt1. (a) wf =20μm and Nf is variable. (b) wf is variable; Nf=2 and 
Nf=6. The measured devices are GGNMOSs with sD=sS=2μm. Error bars show the variability of the 
measured Vt1. 
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Figure 3.10   Measured (red circles) and simulated (blue lines) IDUT(VDUT) for a GGNMOS with wf=20μm 
and Nf=6. The 4-finger branch of the measured curve is longer than in simulation due to the stochastic 
nature of snapback; the number of fingers triggered on fluctuates between pulses. The lowest on-branch 
appearing on the measured I-V curve is replicated by simulations in which just one finger is activated. 
 
 
Figure 3.11   Measured and simulated IB vs. IDUT for the GGNMOS of Figure 3.10. The region below 
IDUT=0.07A can be replicated in simulation only if single-finger conduction is forced. This mismatch that 
appears at very low current levels may be due to non-uniform conduction across the width of the first 
finger. 
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Figure 3.12   (a) DC model of a single-finger GGNMOS operating in snapback mode.  The impact 
ionization current source is modeled as 𝐼𝑖𝑖 = (𝑀 − 1) ∙ 𝛼𝐼𝐸. (b) Linearized small-signal model of (a). 
 
 
Figure 3.13   Measured and simulated RON as a function of the total channel width. Both Nf and wf are 
variables. The data are obtained at sufficiently high IDUT to ensure all the fingers are turned on. This result 
suggests that RON is inversely proportional to the total channel width. 
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Figure 3.14   Measured and simulated values of the normalized on-state resistance. Test structures are 
GGNMOS with wf=20μm. The normalized on-state resistance is a function of Nf due to the non-uniform 
current distribution, and non-uniform self-heating among the device fingers. 
 
 
Figure 3.15   In the compact model, the drain and source series resistances are temperature-dependent. A 
thermal equivalent circuit is used to simulate the temperature increase 𝛥𝑇 = 𝑉𝑡ℎ𝑒𝑟𝑚 − 𝑉𝑠𝑖𝑛𝑘 due to Joule 
heating in each finger. The current source represents power dissipation; 𝐼𝑡ℎ𝑒𝑟𝑚 = 𝑉𝑅𝐷 ∙ 𝐼𝐷 + 𝑉𝑅𝑆 ∙ 𝐼𝑆 [13]. 
This numerically efficient approach is justified by the fact that simulation can reproduce the pulsed I-V 
characteristic. 
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Figure 3.16   (a) Illustration of on-state resistance. RON, the differential on-state resistance, satisfies the 
equation 𝑉𝐷𝑈𝑇 = 𝑅𝑜𝑛 ∙ 𝐼𝐷𝑈𝑇 + 𝑉𝑋, where VX is the extrapolated offset voltage measured at the specific 
IDUT. The equivalent resistance Req satisfies 𝑉𝐷𝑈𝑇 = 𝑅𝑒𝑞 ∙ 𝐼𝐷𝑈𝑇 + 𝑉ℎ𝑜𝑙𝑑 , where Vhold, the extrapolated 
offset voltage measured at low current levels, is a constant. The device’s net RON may be used to infer 
information about the per finger on-state resistance only if each finger has the same VX, which is 
guaranteed only at relatively low currents where all fingers VX=Vhold. (b) Measured and simulated I-V 
curves sampled at 20ns and at 90ns after the current pulse is initiated. DUT: GGNMOS, Nf=2, wf=20μm, 
It2=0.39A. Self-heating is a transient phenomenon; on-state resistance increases with IDUT and with 
sampling time. The model with empirical self-heating incorporated correctly reproduces these I-V curves. 
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Figure 3.17   The top plot shows the 2D temperature distribution of an 8-finger GGNMOS obtained from 
transient TCAD simulation using Synopsys Sentaurus
®
. It is sampled 90ns after a current step appears at 
the DUT; IDUT/It2=15.9%. The lattice temperature profile shown at the bottom is taken along a cutline near 
the surface of the silicon. The average temperature in the source diffusions is higher than that in the drain 
diffusions because the latter are significantly longer and extend farther away from the hot spot at the drain 
junction right under the gate edge. These simulation results should be considered as providing only a 
qualitative picture of what is happening inside the device since the doping profile was not obtained from 
process simulation, and the drift-diffusion simulator uses an empirical impact ionization model. 
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Figure 3.18   TCAD simulated current distribution in an 8-finger GGNMOS subjected to TLP. ID[i] is 
defined as the current through the i
th
 finger, similar to the numbering system shown in Figure 3.1. Since 
the 5
th
 and 3
rd
 fingers share a drain contact, it is difficult to separate their currents, so the average 
(𝐼𝐷[3] + 𝐼𝐷[5]) 2⁄  is plotted instead. Nevertheless, a monotonic trend, ID[1]>ID[3]>ID[5]>ID[7], can be 
inferred based on the temperature profile shown in Figure 3.17. (a) At a relatively low IDUT level, current 
through the central fingers is higher than that through the outer fingers because of higher local body 
potential. (b) At a high IDUT level, current through each finger becomes equalized at the end of the pulse 
due to the ballasting effect described in the text. That ID[1] is higher than ID[7] at the beginning of the 
pulse indicates the current through centermost fingers (1
st
 and 2
nd
) is still higher than that through the 
outermost fingers (7
th
 and 8
th
). At the same time, however, current through the 3
rd
 to 6
th
 fingers is almost 
indistinguishable from that through the 1
st
 and 2
nd
 fingers. Because the final IDUT is so high, the device 
conducts significant current even during the rising edge of the pulse, and the thermal ballasting effect 
quickly equalizes the current distribution. 
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Figure 3.19   Circuit model for the analysis of body potential in a 6-finger GGNMOS. Because of the 
symmetry in the model, there is no current flow between the 1
st
 and 2
nd
 fingers, so the analysis can be 
performed on only half of the model. 
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Chapter 4. Piecewise-Linear Model with Transient Relaxation for 
Circuit-level ESD Simulation 
This work presents a new type of model, piecewise-linear with transient relaxation (PWL-TR), to 
describe the nonlinear transient characteristics of ESD protection devices and circuits. The PWL-TR 
model represents the device as a finite state machine, so no proprietary information is disclosed. The 
PWL-TR model offers accuracy comparable to a compact model but enables more computationally 
efficient simulation. 
4.1 Motivation 
Circuit simulation of an IC’s response to ESD requires models of the on-chip ESD protection 
devices and circuits [73]–[76]. Compact models can reproduce the electrical response of ESD devices 
[11],[13],[28],[29],[77]. However, the compact model formulation may reveal details about the 
fabrication process and internal circuitry; furthermore, its nonlinearity increases the simulation run-time. 
Therefore, behavioral models, i.e. “black box” models, are preferred. It has been proposed that the IBIS 
syntax [78] be used to describe the behavior of an IO pin during ESD; toward this end, ESD protection 
circuits are represented by a piecewise-linear (PWL) model implemented as a finite state machine (FSM) 
[79]. However, a PWL model cannot reproduce the transient voltage overshoot displayed by many ESD 
protection devices [26],[28],[29],[77]. The transient response impacts the efficacy of the ESD protection 
device/circuit, especially in regards to fast ESD events, e.g. CDM or HMM. Thus, the piecewise-linear 
model with transient relaxation (PWL-TR) is proposed. The ESD device or circuit is abstracted as a PWL 
model at each simulated time-point; the PWL representation of the device evolves during simulation by a 
process named transient relaxation. 
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4.2 Piecewise-Linear Model with Transient Relaxation 
4.2.1 Piecewise-linear I-V Branches 
Many ESD protection devices undergo snapback; Figure 4.1(a) illustrates the response of such a 
device to current pulses. Vt1 denotes the trigger voltage measured under quasi-static conditions; when a 
fast transient is applied, the voltage across the device-under-test (DUT) can exceed Vt1 before it snaps-
back toward the holding voltage. Figure 4.1(b) shows the I-V characteristics obtained by sampling the 
pulse response at different time-points. At each simulation time-point, the device can be described as a 
resistor REQ in series with a voltage source VEQ. Note that there are multiple I-V branches, each with its 
own values of (REQ, VEQ). The most important information in Figure 4.1(b) is captured by three of the I-V 
branches:  
1) Off-branch (𝑅𝑜𝑓𝑓, 0) 
2) On-branch (𝑅𝑜𝑛, 𝑉𝑜𝑛) 
3) Trigger branch (𝑅𝑡𝑟, 𝑉𝑡𝑟) 
4.2.2 Transient Relaxation  
Figure 4.2 illustrates the framework of a PWL-TR model for any two-terminal device or circuit. 
The transient behavior is governed by a FSM. At the nth simulated time-point (tn), the state of the device 
is denoted as S(tn). Transitions between states are based on the bias condition (VDUT, IDUT). The rules 
governing the assignment of values to REQ(tn) and VEQ(tn) are different for the three states, and are 
described below.  
1) Hi-Z State (SHi-Z) 
SHi-Z is the initial state before the ESD stimulus is applied. Eq. (4.1) describes the I-V behavior in this 
state.  
If  𝑆(𝑡𝑛) = 𝑆𝐻𝑖−𝑍 , 
(4.1) 
then  𝑅𝐸𝑄(𝑡𝑛) = 𝑅𝑜𝑓𝑓 and 𝑉𝐸𝑄(𝑡𝑛) = 0 . 
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2) Turn-on State (ST-On) 
When VDUT exceeds Vt1, the device is in state ST-On. The trigger time t0,on is defined as follows: if 
VDUT(tn-1) < Vt1 and VDUT(tn) ≥ Vt1, then t0,on = tn. The device cannot instantaneously transition to its 
steady-state on-condition at time t0,on and may exhibit transient voltage overshoot. Eq. (4.2) gives (REQ, 
VEQ) in ST-On.  
If  𝑆(𝑡𝑛) = 𝑆𝑇−𝑂𝑛 , 
(4.2) 
then  𝑅𝐸𝑄(𝑡𝑛) = 𝛼 ∙ 𝑅𝑜𝑛 + (1 − 𝛼) ∙ 𝑅𝑡0  and  𝑉𝐸𝑄(𝑡𝑛) = 𝛼 ∙ 𝑉𝑜𝑛 + (1 − 𝛼) ∙ 𝑉𝑡0 . 
𝛼(𝑡𝑛) = 1 − exp {−
𝑡𝑛 − 𝑡0,𝑜𝑛
𝜏𝑜𝑛
} (4.3) 
As time progresses from t0,on, the turn-on relaxation coefficient α (4.3) increases from 0 to 1, and 
the I-V characteristic gradually “relaxes” from a higher impedance mode (Rt0, Vt0) to a lower impedance 
mode (Ron, Von). The speed of relaxation is controlled by the time constant 𝜏𝑜𝑛. 𝜏𝑜𝑛 may be modeled as a 
constant or as a bias-dependent variable; section 4.3.2 addresses the trade-offs associated with these two 
options.  
In (4.2), (Rt0, Vt0) depend on S0,on, the previous state from which the device transitioned to ST-On.  
a) If S0,on =SHi-Z, then (Rt0 , Vt0)=(Rtr , Vtr).   
b) If S0,on =ST-Off, then (Rt0 , Vt0)=( REQ(t0,on) , VEQ(t0,on) ).  
Case (a) occurs when the device is first triggered on. Case (b) applies to a device that has already been 
turned on and off, and is triggered on again at tn.  
3) Turn-off State (ST-Off) 
The model transitions from ST-On to ST-Off when IDUT drops below the holding current (Ihold); when this 
occurs, the time-point is recorded as t0,off. Eq. (4.4) gives (REQ , VEQ) in ST-Off. 
If  𝑆(𝑡𝑛) = 𝑆𝑇−𝑂𝑓𝑓 , (4.4) 
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then  𝑅𝐸𝑄 (𝑡𝑛) = (1 − 𝛽) ∙ 𝑅𝐸𝑄(𝑡0,𝑜𝑓𝑓) + 𝛽 ∙ 𝑅𝑜𝑓𝑓  and  𝑉𝐸𝑄(𝑡𝑛) = (1 − 𝛽) ∙ 𝑉𝐸𝑄(𝑡0,𝑜𝑓𝑓) . 
𝛽(𝑡𝑛) = 1 − exp {−
𝑡𝑛 − 𝑡0,𝑜𝑓𝑓
𝜏𝑜𝑓𝑓
} (4.5) 
After t0,off, the turn-off relaxation coefficient β (4.5) increases from 0 to 1, and (REQ,VEQ) relaxes 
from (REQ(t0,off),VEQ(t0,off)) to (Roff, 0V) at a rate determined by the time constant 𝜏𝑜𝑓𝑓. Previous works 
have shown that the turn-off process is not instantaneous [9],[10],[45],[46]. Regardless of whether the 
device stores significant charge when IDUT drops below Ihold, it is beneficial to set 𝜏𝑜𝑓𝑓 equal to a few 
simulation time-increments to avoid a rapid change in (VDUT, IDUT), as this may cause simulation 
convergence problems. After the device has been in state ST-Off sufficiently long, as defined in (4.6), the 
device is considered fully turned off, and S(tn) returns to SHi-Z.  
𝑡𝑛 − 𝑡0,𝑜𝑓𝑓 > 6 ∙ 𝜏𝑜𝑓𝑓 (4.6) 
The condition in (4.6) ensures β>0.998, so (REQ,VEQ) are very close to (Roff, 0V).  
4.2.3 Application to Non-snapback Devices  
The PWL-TR modeling technique may also be applied to ESD devices and circuits that do not 
undergo snapback, such as a diode. In this case, the three primary I-V branches will intersect at a single I-
V point (Vt1, Ihold), as indicated in (4.7). 
𝑉𝑡1 = 𝐼ℎ𝑜𝑙𝑑 ∙ 𝑅𝑜𝑓𝑓 = 𝑉𝑜𝑛 + 𝐼ℎ𝑜𝑙𝑑 ∙ 𝑅𝑜𝑛 = 𝑉𝑡𝑟 + 𝐼ℎ𝑜𝑙𝑑 ∙ 𝑅𝑡𝑟 (4.7) 
4.3 Simulation Results and Discussion  
4.3.1 Diode  
Figure 4.3(a) shows the measured and simulated responses of a P+/N-well diode to current pulses 
with different rise-times. Figure 4.3(b) plots the peak (Vpeak) and the steady-state (VSS) values of VDUT 
against the corresponding steady-state current level. Here, a PWL-TR model with constant 𝜏𝑜𝑛 is clearly 
sufficient to reproduce Vpeak as a function of pulse rise-time.  
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4.3.2 Silicon-controlled Rectifier (SCR) 
Figure 4.4 shows the pulsed I-V characteristic and a sample transient waveform for a grounded-
gate NMOS-triggered SCR (GGSCR) [80]. Two PWL-TR model implementations are compared: (i) 𝜏𝑜𝑛 
is a constant, and (ii) 𝜏𝑜𝑛 = 𝑓(𝐼𝐷𝑈𝑇), with the function f implemented as a lookup table. For this device, a 
PWL-TR model with bias-dependent 𝜏𝑜𝑛 provides a better fit over the entire range of IDUT. Two physical 
phenomena underlie the bias-dependent 𝜏𝑜𝑛. First, the N-well and P-well of the SCR need to be fully 
charged before the device can achieve its minimum on-resistance, a process that proceeds more rapidly at 
high current levels [81],[82]. Second, at high current levels, VDUT can be so high that the N-well/P-well 
junction begins to avalanche [28],[29]. The function 𝜏𝑜𝑛 = 𝑓(𝐼𝐷𝑈𝑇) is extracted from transient waveforms 
such as that in Figure 4.4(a). For each pulse current amplitude, 𝜏𝑜𝑛 is adjusted by matching the simulated 
waveform to the measured one.  
A PWL-TR model with bias-dependent 𝜏𝑜𝑛 is inherently nonlinear because (REQ, VEQ) in ST-On 
depend on the instantaneous current IDUT(tn). In contrast, a PWL-TR model with constant 𝜏𝑜𝑛 always acts 
as a linear model because of the bias-independent (REQ, VEQ) in each state. Regardless, both PWL-TR 
model realizations are less complicated than conventional compact models of ESD devices, resulting in a 
reduced simulation time. To achieve the largest reduction in simulation time, one should use PWL-TR 
models with constant 𝜏𝑜𝑛. 
4.4 Summary 
Any two-terminal ESD protection device (e.g. diode or GGSCR) or circuit (e.g. ESD rail clamp) 
can be described as a PWL-TR model for circuit-level ESD simulation. Piecewise-linear models enable 
speed-up of circuit simulation and obscure the circuit’s internal structure. Transient relaxation allows the 
model to reproduce a device’s transient response, which is needed to accurately simulate overvoltage 
stress caused by fast ESD transients. Setting the turn-on time constant (𝜏𝑜𝑛) to a bias-independent value 
yields a model that is linear at each time point, thus minimizing the simulation time and without 
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compromising accuracy in many cases. A bias-dependent 𝜏𝑜𝑛 may be used to more accurately model the 
voltage overshoot of complicated protection circuits, while still obscuring the circuit details and providing 
simulation speed-up relative to compact models.  
4.5 Figures 
 
Figure 4.1   (a) Snapback device’s terminal voltage VDUT(t) in response to two current pulses IDUT(t) of 
different amplitudes. (b) Multiple I-V branches are obtained by sampling VDUT(t) and IDUT(t) at different 
time-points. Each branch may be represented by a Thévenin equivalent circuit (REQ, VEQ). 
 
 
Figure 4.2   Piecewise-linear model with transient relaxation (PWL-TR), implemented as a finite state 
machine (FSM). 
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Figure 4.3   (a) VDUT(t) for a 130nm CMOS P+/N-well diode that is subjected to 12A current pulses with 
different rise-times (tr). Total junction perimeter is 450μm. (b) Pulsed I-V curves. I-VSS is the IDUT and 
VDUT at steady-state. I-Vpeak(tr) shows the peak voltage for a given steady-state current level and tr.  
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Figure 4.4   (a) Response of a 65nm CMOS GGSCR [83] to 2.6A current pulse with tr = 100ps.  The SCR 
is 40μm wide. (b) Pulsed I-V characteristics. tr=100ps. 
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Chapter 5. Full-Component Modeling and Simulation of Charged 
Device Model ESD 
This chapter presents a methodology to construct an equivalent circuit model of a packaged 
integrated circuit mounted on a field-induced charged device model electrostatic discharge tester. Circuit 
simulation is used to obtain the full-component current and voltage distributions. This work focuses on 
predicting overvoltage stress at power domain crossing circuits.  
5.1 Motivation 
The charged device model (CDM) emulates electrostatic discharges (ESD) associated with the 
automated manufacturing and handling of integrated circuits. Product return rates correlate closely with 
CDM qualification results [84]; failure signature can be replicated by the field-induced CDM (FICDM) 
test [85],[86]. FICDM tester may be calibrated to either JEDEC [5] or ESDA standard [4]. Figure 5.1 
depicts a packaged IC mounted on a FICDM tester. Each pin is tested (“zapped”) at a progressively 
higher pre-charge voltage (VCDM) until failure occurs; both positive and negative VCDM are used. The peak 
discharge current measured at the zapped pin (zap-pin) is on the order of several amperes. Due to the high 
current level, circuits on the die may get damaged [87],[88].  
Circuit simulation can predict if the component will have adequate CDM robustness. Previous 
works on circuit-level modeling and simulation of CDM-ESD [7],[89]–[97] have been successful in 
optimizing and verifying pad-ring I/O and ESD circuitry design [98]. Circuit simulation has also been 
used to predict the CDM susceptibility of domain-crossing circuits between different core power domains 
[91],[99],[100]. These works demonstrate that the “cross-domain stress” is affected by the package 
interconnections, die substrate, pad-ring ESD circuitry, and the on-die power distribution network (PDN), 
all of which should be represented in the simulation model. To this end, this work presents a methodology 
to construct a full-component CDM model. The objective is to limit the size of the netlist without unduly 
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compromising the simulation accuracy; practical guidelines for modeling the core PDN, N-well/P-well 
junctions, and substrate taps are provided.  
5.2 Analysis of Cross-Domain Stress 
During FICDM testing, the field-induced charge is stored on each unshielded conductive segment 
of the package, on-die metal, and the die substrate, exposed to the field charge plate (FP) or the ground 
plate (GP). During a CDM event, current travels between the zap-pin and the many charge storage 
capacitors; the portion of this current that flows on-die generates overvoltage to the devices near the zap-
pin, elsewhere in the pad-ring, or even deep in the core circuitry, due to the full-component nature of the 
discharge. 
Within the circuit core, it is the domain-crossing circuits that are likely to be stressed most 
heavily [88]. Figure 5.2 illustrates a zap to a VDD pin in domain-1 of a chip with two independent core 
power domains and a separate IO supply. Prior to the CDM event, the chip is unpowered, and the logic 
gates in the domain-crossing circuit are not in any defined state. Thus, it is difficult to predict the potential 
on the signal line (VX) during the discharge. However, considering the given setup, VX is bounded by 
(5.1). 
𝑉𝑆𝑆,𝑇𝑋 ≤ 𝑉𝑋 ≤ 𝑉𝐷𝐷,𝑇𝑋 (5.1) 
VSS,TX and VDD,TX denote the potentials on the VSS,1 and VDD,1 buses in the vicinity of TX, 
respectively. The cross-domain voltage stresses on the gate dielectric of RX NMOS and PMOS are 
|𝑉𝐺𝑆,𝑁| (5.2) and |𝑉𝐺𝑆,𝑃| (5.3), respectively.  
|𝑉𝐺𝑆,𝑁| ≡ 𝑉𝑋 − 𝑉𝑆𝑆,𝑅𝑋 ≤ 𝑉𝐷𝐷,𝑇𝑋 − 𝑉𝑆𝑆,𝑅𝑋
= [𝑉𝐷𝐷,𝑇𝑋 − 𝑉𝑆𝑆,𝑇𝑋] + [𝑉𝐴𝑃𝐷,1 + 𝑉𝐵𝑢𝑠,𝐼𝑂 + 𝑉𝐴𝑃𝐷,2] + [𝑉𝑆𝑆,𝑇𝑋 − 𝑉𝑆𝑆,1,𝐸𝑑𝑔𝑒]
+ [𝑉𝑆𝑆,2,𝐸𝑑𝑔𝑒 − 𝑉𝑆𝑆,𝑅𝑋] 
(5.2) 
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|𝑉𝐺𝑆,𝑃| ≡ 𝑉𝑋 − 𝑉𝐷𝐷,𝑅𝑋 ≤ 𝑉𝐷𝐷,𝑇𝑋 − 𝑉𝐷𝐷,𝑅𝑋 = {𝑉𝐷𝐷,𝑇𝑋 − 𝑉𝑆𝑆,𝑅𝑋} + [𝑉𝑆𝑆,𝑅𝑋 − 𝑉𝐷𝐷,𝑅𝑋]
= |𝑉𝐺𝑆,𝑁| + |𝑉𝐷𝐷,𝑅𝑋 − 𝑉𝑆𝑆,𝑅𝑋| 
(5.3) 
In (5.2) and (5.3), VSS,RX and VDD,RX denote the potentials on the VSS,2 and VDD,2 buses in the vicinity 
of RX, respectively. Each component in the cross-domain stress can be placed into one of three categories: 
1) VDD-to-VSS potential difference across power rails: [𝑉𝐷𝐷,𝑇𝑋 − 𝑉𝑆𝑆,𝑇𝑋] in |𝑉𝐺𝑆,𝑁| and [|𝑉𝐷𝐷,𝑇𝑋 −
𝑉𝑆𝑆,𝑇𝑋| + |𝑉𝐷𝐷,𝑅𝑋 − 𝑉𝑆𝑆,𝑅𝑋|] in |𝑉𝐺𝑆,𝑃|. 
2) Voltage drop in the pad-ring VSS/VSSIO network, [𝑉𝐴𝑃𝐷,1 + 𝑉𝐵𝑢𝑠,𝐼𝑂 + 𝑉𝐴𝐷𝑃,2], appears in both 
equations. Due to the high CDM current level, the voltage drop across an APD is mainly 
contributed by the ohmic regions rather than the junction. For example, at 10A current, the diode 
series resistance of 0.5Ω contributes 5V, much larger than the junction voltage drop.  
3) Core-to-ring voltage drop. For a given net, say VSS,1, this is the voltage drop from the chip 
periphery to its core. The relevant term is [𝑉𝑆𝑆,𝑇𝑋 − 𝑉𝑆𝑆,1,𝐸𝑑𝑔𝑒 + 𝑉𝑆𝑆,2,𝐸𝑑𝑔𝑒 − 𝑉𝑆𝑆,𝑅𝑋]. 
VGS,N and VGS,P may be either positive or negative, depending on the polarity of VCDM and 
which pin is zapped. The domain-crossing circuit is at risk if the simulated VGS,N or VGS,P exceed the gate 
dielectric breakdown voltage (BVOX) of the corresponding devices. BVOX differs between PMOS and 
NMOS and between bias in accumulation and inversion [101]. However, the process design kit (PDK) 
often only provides the lowest value for all possible stress situations. While the magnitude of BVOX for 
thin-oxide MOSFETs at ESD time-scale is about 4 to 6V, it can vary by about 1V [102],[103],[49], so 
both VGS,N and VGS,P should be monitored for CDM-risk assessment.  
To predict whether the voltage stress during a given pin-zap is excessive and to identify the 
worst-case zap-pin requires full component transient simulation. Details on how to construct the 
simulation netlist are provided in the following sections.  
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5.3 Full-Component Model for CDM Simulation 
5.3.1 FICDM Tester Model  
As shown in Figure 5.1, the FICDM tester model represents the pogo-pin, spark, FP-to-GP 
capacitor (CFG), and the pre-charge voltage supply. The pogo-pin is modeled as a 1Ω resistor and an 
inductor (Lpogo, typically 4 to 6nH [90]). The spark is modeled as a resistor (Rspark), typically 20Ω to 25Ω 
[90]. Values of CFG, Rspark and Lpogo can be extracted from the measured current waveform with a 
calibration target [95]. 
5.3.2 Package Interconnect Model  
Each pad-to-pin interconnection may be represented by a multi-stage RLC circuit. The number of 
stages is set such that the delay of each stage is much smaller than the rise-time of the ESD current. For 
instance, in [96], each trace in a 40x40mm2 BGA package is represented by a 20-stage RLC circuit 
because the interconnect delay is comparable to the CDM current pulse rise-time [97]. In contrast, 1-stage 
[89],[75],[92] or 2-stage [94] models are sufficient for small packages. In Figure 5.3, a 3-stage model is 
used for a TQFP package [93]. Many of the electrical parameters in the model are given in the package 
date-sheet, but a few adjustments may be required. In particular, the inductance must represent the partial 
self-inductances, rather than the loop self-inductances which are based on an assumed ground plane in a 
printed circuit board. If the partial self-inductances are not provided in the date-sheet, they can be 
estimated analytically [93].  
Two or more on-chip bond pads may be connected together by package-level metal which 
provides an off-die discharge path to reduce the overvoltage generated on chip. The stress reduction is 
especially pronounced if package metal is used to connect VSS busses that are isolated on die [99]. 
Therefore, it is critically important that the package model reflects any connections between the package-
level traces. 
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5.3.3 Pad-ring Model  
To describe the discharge path in the pad-ring, the model should reflect the ESD protection 
implemented in each pad-ring cell and the topology of the pad-ring structure [89],[76],[98]. The 
connectivity between cells must also be preserved. Each bus segment between adjacent pad-ring cells is 
modeled as a resistor. In the example in Figure 5.4, the I/O power supply is formed by a continuous ring 
of VDDIO/VSSIO buses. In contrast, D0 and D1 are isolated core power domains, so their pad-ring supply 
buses (VDD0/VSS0 and VDD1/VSS1, respectively) do not extend around the entire chip periphery. The pad-
ring model also reflects the placement of anti-parallel diodes (APD) that connect the VSS buses to the 
VSSIO bus.  
5.3.4 Core Power Distribution Network Model  
Figure 5.5 illustrates a VDD network of a single core domain using a mesh-style PDN planning. 
The VDD networks of the core PDN are represented by meshes of resistors (RPDN’s). The same modeling 
principle applies to the VSS network as well. The core PDN model must capture the floorplan and 
connectivity of the VDD/VSS network of each core power domain to the pad-ring buses and to other 
domains. If isolated core domains are adjacent to each other, the corresponding VDD/VSS meshes should 
not be interconnected.  
The following guidelines help limit the number of nodes in the model without unduly 
compromising accuracy.  
1) Only the upper-level metal portion of the power distribution network is represented by the model. 
This constitutes the main, low-impedance discharge path. Relatively little current flows through the 
high-resistivity thin-metal layers used for local power distribution. 
2) The connectivity between the core PDN and the pad-ring buses must be preserved. Each tap from the 
pad-ring to core PDN is represented by a resistor.  
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3) Each intersection in the top-level PDN metalization corresponds to one PDN node in the core PDN 
model. 
4) A long stripe of PDN interconnect with no intersections can be represented by only one RPDN, 
provided that its maximum I-R drop during CDM is small (less than 
1
10
𝐵𝑉𝑂𝑋 for reasonable spatial 
resolution). Otherwise, it should be further partitioned accordingly.  
5) A special case of 3). If there are only a few domain-crossing circuits supplied by the long stripe, and 
their locations are known, the placement of the PDN nodes can be based on the physical locations of 
these domain-crossing circuits.  
The nonlinear devices that comprise the domain-crossing circuitry need not be included in the 
core PDN model. These devices conduct a negligible fraction of the CDM current, so excluding them 
speeds up simulation without significantly affecting the full-chip current distribution. The resulting setup 
provides a conservative estimate of the nodal potentials in the PDN, because it excludes the (relatively 
small) VDD to VSS leakage current. Using the notation in Figure 5.2, the voltage stresses on a domain-
crossing circuit can be estimated using (5.4) and (5.5) at a given simulated time-point (tn).  
|𝑉𝐺𝑆,𝑃||≤ max{|𝑉𝐷𝐷,𝑇𝑋 − 𝑉𝐷𝐷,𝑅𝑋|, |𝑉𝑆𝑆,𝑇𝑋 − 𝑉𝐷𝐷,𝑅𝑋|}} (5.4) 
|𝑉𝐺𝑆,𝑁| ≤ max{|𝑉𝐷𝐷,𝑇𝑋 − 𝑉𝑆𝑆,𝑅𝑋|, |𝑉𝑆𝑆,𝑇𝑋 − 𝑉𝑆𝑆,𝑅𝑋|}} (5.5) 
VDD,TX, VSS,TX, VDD,RX, and VSS,RX are simulated nodal potentials at tn on the PDN nodes supplying the 
domain-crossing circuit. A post-processing script automatically monitors both |𝑉𝐺𝑆,𝑃| and |𝑉𝐺𝑆,𝑁| of each 
domain-crossing circuit at each tn, and records their highest magnitudes and polarities throughout the 
simulated time-span. Should any recorded voltage stress exceed the corresponding BVOX, the domain-
crossing circuit is at risk. A subsequent “localized simulation” can be performed to design the domain-
crossing circuit and local ESD protection using the full-component CDM simulation results. Details are 
given in section 5.5. 
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5.3.5 Die Substrate Model  
The p-type substrate is modeled as a 3D resistive mesh, as shown in Figure 5.6. The 
semiconductor substrate can be represented as a RC model. However, the typical substrate resistivity (ρsub) 
for a CMOS process is in the range of 0.01 to 10 Ω-cm, and the dielectric relaxation time spans from 
0.01ps to 10ps. In comparison, the rising and falling edges of a CDM pulse are several hundreds of 
picoseconds. Therefore, a model containing only resistors is reasonably accurate as long as the simulation 
time-step is longer than the dielectric relaxation time. The value of each resistor in the 3D mesh (Rbulk-x, -y, 
and -z) is calculated based on the resistivity of the substrate, the geometry of the die, and mesh sizes in 
each direction [7],[73],[92].  
The mesh density of the 3D mesh in the x- and y-directions, i.e., parallel to the core PDN, is the 
same as that of the core PDN model, so the first layer of the substrate mesh (nZ=1) can be tapped into the 
core VSS network. Each VSS-tap merges the contacts, vias, and low-level metal stacks into one equivalent 
resistor (RVSS,Tap) to capture the connectivity from the p-substrate (and p-well) to the core VSS mesh. Note 
that even if adjacent core VSS meshes are not connected with PDN metalization, they still share a common 
p-type substrate, which reduces the cross-domain stress during CDM [73].  
In the z-directional, the p-bulk mesh is partitioned into NZ layers; a heuristic method to determine 
NZ is provided in section 5.3.8. If the p-substrate is conductively bonded to a metallic die-attach plate 
(DAP), the DAP can be treated as a short, and all the nodes in the last p-bulk layer (nZ=NZ) are merged 
into a single node [73]. If the DAP is made of insulating material, all the nodes in the last layer remain 
separated [92].  
5.3.6 On-Die Decoupling Capacitance Model  
The dominant capacitances between the VDD and VSS nets are those associated with the 
decoupling capacitors (“de-caps”) and the well junctions; they help limit the magnitude of the CDM-
induced voltage stress [73],[99]. De-caps are usually made of arrays of MOS capacitors, designed to 
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provide VDD-to-VSS noise suppression, and explicitly placed throughout the chip. In the pad-ring model, 
de-cap is represented as a capacitor with series resistor, and integrated into the pad-ring cell model. In the 
core PDN model, for each pair of PDN nodes in the VDD/VSS meshes, the associated de-caps are lumped 
as a capacitor with series resistor between the corresponding PDN nodes.  
A complete model for the parasitic N-well/P-well junction is illustrated in Figure 5.7. These 
junction elements are distributed between the VDD and VSS nets. Thus, the granularity of the model of the 
N-well/P-well junctions should match that of the core PDN model and the pad-ring model. The 
parameters for the junction element can be estimated from the layout and given in the PDK.  
Explicit de-caps made of MOS capacitors are bias-dependent. The N-well junction capacitors and 
diodes (CJSW/DJSW and CJBTM/DJBTM) are also bias-dependent. In section 5.4.2, it will be shown that these 
nonlinear capacitors may be approximated as linear capacitors without significantly affecting the 
simulation results, and thus simpler de-cap models can be used to speed up the simulation.  
5.3.7 Tester-Die Coupling Model  
Charges stored on the die are modeled by arrays of capacitors: the CDie-FP’s and the CDie-GP’s, 
representing coupling from the die to FP and GP, respectively, as illustrated in Figure 5.8. Any package 
can be placed into one of two rough categories, reflecting the types of tester-die coupling:  
1) The p-type substrate (attached to the die attach plate) faces FP, as illustrated in Figure 5.8. CDie-FP is 
coupled only to the common p-bulk, and CDie-GP to the nets in the top metal layers.  
2) The top metal layers face FP, as in the case in Figure 5.1. CDie-FP is coupled to the top metal layers 
which are usually reserved for the PDN, and CDie-GP to the common p-bulk.  
The methodology to estimate the total values of CDie-FP and CDie-GP is provided in [93]. The total 
capacitances are then partitioned into arrays, connected to the nodes in PDN and the p-bulk model. In the 
example of Figure 5.8, GP is coupled to the die top-level metal layers, so the CDie-GP array is connected to 
the PDN with the same mesh density as the core PDN model. Also, since FP is coupled to the p-substrate, 
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the CDie-FP array has the same mesh density as the x-y plane of the die substrate model. However, if the 
last layer of the p-bulk mesh can be merged into a single node, CDie-FP may be modeled as a single lumped 
capacitor.  
5.3.8 P-bulk Network Z-directional Meshing 
A heuristic is devised to determine optimal NZ, given ρsub and the x- and y-directional meshes, 
using the simplified representation of an IC in Figure 5.9. The setup assumes single power domain. It 
only includes models for the FICDM tester, p-bulk, tester-die coupling, and the VSS network in the pad-
ring and core PDN. CDM simulation of the simplified component is performed with increasing NZ from 2. 
Consecutive simulation results are compared using two metrics: error (5.6) and cost (5.7).  
𝑒[𝑁𝑍] =
√1
𝑁
∑ (𝑉[𝑁𝑍](𝑡𝑛) − 𝑉[𝑁𝑍−1](𝑡𝑛))
2
𝑁−1
𝑛=0
√1
𝑁
∑ (𝑉[𝑁𝑍−1](𝑡𝑛))
2
𝑁−1
𝑛=0
 
where 𝑡𝑛∈[0,𝑁−1] is the nth simulation time-point.  
(5.6) 
𝑐[𝑁𝑍] =
𝑠𝑖𝑚𝑢𝑙𝑎𝑡𝑖𝑜𝑛 𝑡𝑖𝑚𝑒 [𝑁𝑍]
𝑠𝑖𝑚𝑢𝑙𝑎𝑡𝑖𝑜𝑛 𝑡𝑖𝑚𝑒 [𝑁𝑍 = 2]
 (5.7) 
e[NZ] is the root-mean-square (RMS) difference between the nodal voltage with 𝑁𝑍 and that with 𝑁𝑍 − 1, 
normalized to the RMS value of the nodal voltage obtained at 𝑁𝑍 − 1. All simulations in the heuristic 
method use the same constant time-step, so for each n, tn is the same in all simulations. e[NZ] is calculated 
for all the nodes in the netlist; the maximum is used as the measure of convergence rate against NZ. As NZ 
increases, e[NZ] decreases and asymptotically approaches a lower bound. c[NZ] represents the overhead in 
the simulation run-time due to not using the minimum NZ=2. Given the purely linear netlist, the 
simulation result is only affected by the z-directional meshing of the p-bulk. Figure 5.10(a) shows an 
example of e[NZ] and c[NZ]. Observe that e[NZ] become worse (higher) when the substrate resistivity is 
lowered. Because a larger fraction of the CDM current will flow through the substrate with lower ρsub, it 
requires a finer mesh.  
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To optimize NZ, a figure of merit (FOM) is defined in (5.8). 
𝐹𝑂𝑀[𝑁𝑍] =
1
𝑒[𝑁𝑍] ∙ 𝑐[𝑁𝑍]
 (5.8) 
The optimal z-directional mesh density, defined as NZ*, is what maximizes the FOM. It aims to provide 
the best trade-off to simultaneously minimize the error e[NZ] and the run-time overhead c[NZ]. For the 
case study of Figure 5.10(b), NZ*=6.  
5.4 Simulation Results and Discussion 
The importance of including models representing the FICDM tester, package, pad-ring, and 
substrate has been illustrated in [73],[74],[7],[93],[94],[76]. For the rest of the model components, a series 
of test-cases are analyzed in the following subsections. These test-cases share the same pad-ring cell 
sequence and core power domain floorplan, as illustrated in Figure 5.11. It has three core power domains. 
Domain D0 resembles the application-specific logic domain, composed of standard-cell blocks or “sea of 
gates”. D1 and D2 are noise-sensitive domains, such as analog-to-digital converter or clock generating 
circuit. Being noise sensitive, they require their own VDD/VSS supplies (VDD1/VSS1 and VDD2/VSS2), isolated 
from the supplies of D0 (VDD0/VSS0).  
There is one continuous ring of I/O VDD/VSS buses (VDDIO/VSSIO) in the pad-ring. Core domains 
are also supplied by the associated VDDk/VSSk (k=0,1,2) buses in the pad-ring. Wherever the pad-ring VSSk 
bus is broken, APDs are placed to connect the broken VSSk to nearby VSSIO. The test-cases assume a 65nm 
mixed-signal CMOS technology, with substrate resistivity of 2Ω-cm, in a lead-frame TQFP package of 96 
pins. The size of the package is 14x14 mm
2
; the die size is 6.8x6.8 mm
2
, attached to the die attach plate of 
8x8mm
2
.  
5.4.1 Current Bypass Effect by Core Power Distribution Network 
The CDM current flows both in the pad-ring buses and in the core PDN, as suggested by the 
simulation result in Figure 5.12. If the core VDD/VSS meshes are not included in the simulation, all the 
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current is forced to flow along the pad-ring buses. As a result, the I-R drops along the pad-ring buses and 
APDs are exaggerated, causing overestimation of cross-domain overvoltage. Without the core PDN 
model, VSS0–VSS2 becomes 7.00V instead of 3.83V, and VSS0–VSS1 becomes 3.65V instead of 1.14V. 
Figure 5.12 proves that the core PDN model must be included in the full-component CDM simulation, so 
the on-die CDM current flow and cross-domain stresses can be properly simulated.  
5.4.2 Effect of Decoupling Capacitors  
The second test case is devised to evaluate if decoupling capacitors, or “de-caps,” reduce the 
cross-domain voltage stress. In this test case, de-caps are distributed uniformly throughout the core PDN 
and are modeled as ideal, i.e., they have zero series resistance and a bias-independent capacitance. Figure 
5.13 shows the simulated worst-case cross-domain stress as a function of total decoupling capacitance. 
Even a small amount of de-cap can drastically reduce the stress. Simulation shows that it is the VDD-to-
VSS term in the cross-domain stress that gets reduced by the de-caps. This example demonstrates that, in 
addition to the rail-clamps, de-caps must be included in the full-component model to correctly predict the 
VDD-to-VSS potential differences during simulated CDM events.  
CMOS ICs contain a large amount of parasitic N-well/P-well junction capacitance. For example, 
in a standard-cell design flow, N-wells take up roughly half of the chip area. Both the area capacitance 
and the side-wall capacitance contributed by the N-well/P-well junctions are significant. A test-case is 
devised to investigate whether these parasitic capacitances augment the intentional de-caps in a 
significant way, thereby necessitating their inclusion in the CDM model. The full-component model is 
modified to include the N-well/P-well junction elements (Figure 5.7), assuming half of the chip area is 
occupied by N-wells. All of the “intentional” de-caps are removed from the chip model. For the test-case 
used in Figure 5.14, simulation indicates that without the N-well/P-well junctions, the maximal cross-
domain stress would be 8.72V, but in the presence of these N-well/P-well junctions, the cross-domain 
stress is reduced to 7.19V. 
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The bias-dependency of the well capacitance makes the junctions non-linear elements; it is 
worthwhile to consider if significant error would be introduced by instead modeling these as linear 
capacitors. Two constant capacitance values are used: one is the 0V-bias value and the other is the value 
obtained for a reverse bias of 4.5V. As summarized in Figure 5.14, the simulation results obtained with 
the linear capacitor models do not differ much from those obtained with the nonlinear capacitor model. 
Based on Figure 5.14, the junction element model can be simplified. Simulation also confirms 
that eliminating the diodes from model of the N-well/P-well junction element does not cause an 
observable difference in in the simulation results. Thus, the junction element only needs to include linear 
elements: the parasitic resistances (RVSS,Tap, RVDD,Tap, RPW, RNW, and RBTM) and linear capacitors (CJSW and 
CJBTM) with well capacitances calculated at a fixed bias. Reducing the model complexity also results in a 
reduced simulation run-time and improved convergence. 
Figure 5.13 implies that, once the total impedance of all de-cap models in parallel is low enough, 
the VDD-to-VSS stress is insensitive to the exact capacitance. For the test-case used in Figure 5.14, this is 
valid even at a reverse bias of 4.5V with parasitic well resistances in series. This situation may not be true 
for any test-case; however, the nonlinear capacitor model can still simplified as linear capacitor to boost 
simulation efficiency, as long as the reverse bias VR is conservatively estimated. Larger non-zero reverse 
bias VR lowers the bias-dependent capacitance, thereby resulting in a more conservative value of the 
CDM-induced voltage stress (see Figure 5.14). A conservative estimate of VR is the highest VDD-to-VSS 
stress for the test-case to withstand. It is suggested that VR be chosen as follows. The full-chip ESD 
network design is usually undertaken with a VDD-to-VSS design target (e.g., a fraction of BVOX of core 
NFET and PFET). VR can be set to the VDD-to-VSS design target. If the VDD-to-VSS target is yet to be 
determined, one can perform full-component simulation without the de-cap model. Once VR is acquired, 
both bias-dependent MOS capacitor model and well junction capacitor model can be replaced by linear 
capacitor, using information provided by the PDK and the acquired conservative VR. 
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5.4.3. Effect of Package-level Ground Network  
To demonstrate the power of package-level common grounding, test-cases TC-C0 and TC-C1 are 
constructed. TC-C0 is the baseline setup that includes all the basic model components. TC-C1 augments 
TC-C0 with an additional package-level ground ring that connects all the VSS and VSSIO pads. Figure 5.15 
compares the simulated stresses in the pad-ring VSS buses from the two test-cases. The package-level 
ground ring serves as an additional conductance in parallel with the APDs in the pad-ring, and prevents 
CDM current from entering the die. As a result, the I-R drops along the pad-ring buses and APDs can be 
drastically reduced. Without ground-ring, TC-C0 has maximal |𝑉𝑆𝑆1 − 𝑉𝑆𝑆0| = 6.65𝑉; with ground-ring, 
TC-C1 has reduced |𝑉𝑆𝑆1 − 𝑉𝑆𝑆0| = 2.87𝑉 at the same location. This example demonstrates that a CDM-
robust design should be comprehensive, considering not only the on-die ESD protection network in the 
pad-ring and the core PDN floor-planning, but also the interconnect design at the package level.  
5.4.4 Effect of Tester-Die Coupling  
Table 5.1 compares the simulation results of two test-cases:  
1) TC-D1 emulates the package whose CDie-FP is coupled to the common p-substrate.  
2) TC-D2 is a hypothetical test-case in which there is no tester-die coupling.  
Both test-cases assume the same design (Figure 5.11), same geometry for the die, and die attach plate. 
Simulation shows that the amount of charges stored directly on the die contributes substantially to the 
total charge of the DUT (23% in the given test-case). Without the tester-die coupling model, TC-D2 
predicts lower pogo-pin current and cross-domain stress, especially the I-R drop along the VSS nets. This 
result shows that the tester-die coupling model must always be included; otherwise, the total field-induced 
charge storage cannot be properly modeled, and the CDM current flow and on-die overvoltage will be 
underestimated.  
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5.5 Localized Simulation of Domain-Crossing Circuit 
The models proposed above for full-component CDM simulation do not include any of the 
nonlinear devices in the core circuitry. As argued in 5.3.4, the corresponding simulation will provide a 
fast, numerically stable, conservative yet reasonable estimate of overvoltage stress (5.4) and (5.5) at all 
the domain-crossing circuits. These results can be used to ascertain the worst-case pin-zap and which 
domain-crossing circuits are at risk of CDM-induced damage.  
Once the at-risk domain-crossing circuits are identified, one may wish to modify the circuit 
design to remove the CDM hazard, e.g. by deploying local ESD protection [91]. It is proposed that a 
“localized” simulation be performed to facilitate this process. The schematic for a localized simulation is 
illustrated in Figure 5.16; its input sources — the voltage waveforms on the supply nets of the TX and 
RX — are extracted from the earlier, full-component CDM simulation. The stimuli, VDD,TX(t), VSS,TX(t), 
VDD,RX(t), and VSS,RX(t), should be extracted at PDN nodes in the vicinity of the domain-crossing circuit 
being simulated.  
Figure 5.17 compares two simulation setups: 
a) This setup includes the domain-crossing circuit of interest with various local ESD protection schemes, 
placed at the edge of two domains in the core, inside a full-component CDM model.  
b) This setup corresponds to the localized simulation. It includes the same domain-crossing circuit and 
local ESD protections as in setup (a). The stimuli are extracted at the same location where the core 
devices in setup (a) are placed, from the full-component simulation without core devices.  
The results of the two setups are very similar. Since the localized simulation uses only a small netlist, the 
run-time is fast, even if the included devices are highly nonlinear. 
Although there may be a large number of domain-crossing circuits in the core, only a few 
localized simulations are necessary. The following guidelines should be applied.  
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1) Only if the estimated cross-domain stresses ((5.4) and/or (5.5)) from full-component simulation 
exceed safe limits, should localized simulation of a domain-crossing circuit be performed.  
2) If a domain crossing-circuit needs to undergo localized simulation, it should be simulated only one 
time, corresponding to the worst-case pin-zap. The input stimuli should be extracted from the worst-
case full-component pin-zap simulation.  
3) If a cluster of domain-crossing circuits are in close proximity to one another, and if they share a 
similar design, e.g. cross-domain communication on an M-bit bus, then only one localized simulation 
will be sufficient to represent all. 
5.6 Summary 
The CDM ESD robustness of a packaged IC can be evaluated by circuit simulation with a full-
component netlist. Only components that constitute the main charge storage and discharge current paths 
are included in the netlist; unnecessary details such as low-level metallization or nonlinear core devices 
are excluded to speed up the simulation. The CDM-induced voltage stress is determined by the on-chip 
ESD protection, the on-die power distribution networks, the package-level inter-pin connections, and the 
on-die decoupling capacitors; all of these affect the discharge current path. From the full-component 
CDM simulation, the worst-case pin-zap and the power domain-crossing circuits at high risk can be 
identified. Subsequently, the at-risk circuits may be redesigned to include local ESD protection; a 
localized simulation is performed to assess the design modifications. The stimuli for the localized 
simulation are extracted from the full-component simulation and are implemented as independent 
excitations.  
5.7 Supplement: Full-component Netlist Extraction 
The procedure to extract the full-component netlist from a given design is outlined as follows.  
For the upper-level metal layers that are laid out in a regular pattern to form the pad-ring buses 
and core PDN meshes, the corresponding models can either be extracted from the actual layout file 
83 
 
(GDSII) or calculated analytically. To maintain the simplicity of the model, only the equivalent resistance 
of a repeating unit is necessary. For the pad-ring, it is the bus resistance (RBUS) between two adjacent 
cells. For the core PDN, it is the resistance (RPDN) between two PDN nodes. After RBUS’s and RPDN’s are 
obtained, a script can be used to automatically generate the entire pad-ring and core PDN models, given 
an outline of the pad-cell sequence and core PDN floorplan. It is found that using a commercial extractor 
(e.g., Calibre PEX) is less efficient because it produces a redundant, complicated resistor network, even 
for a simple stripe of metal line. On the other hand, the resistance of a stripe of metal stack can be easily 
calculated accurately, using the sheet resistances provided by the PDK. It has been verified that the 
terminal resistance of a stipe of metal stack extracted by the commercial tool is the same as that by 
calculation. Manually building the model guarantees the result to be minimal but sufficient, without 
redundant circuit elements or nodes.  
For irregular PDN, it may be acceptable to use commercial a layout extractor. However, an 
irregular PDN usually corresponds to a customized circuit block with limited layout footprint. Therefore, 
it remains possible to manually construct the model. After all, the customized PDN should simply be a 
small collection of vertical and horizontal metal stripes whose resistances can easily be calculated.  
Extracting the p-type substrate is similar to extracting a regular core PDN mesh. Given the mesh 
density in each direction, the dimension of each unit of Rbulk-x, -y, -z can be determined, and the 
corresponding resistance can be calculated simply as a three-dimensional semiconductor.  
To extract the model of each pad-cell, any circuit block that is not relevant to ESD current path is 
first removed. The remaining layout thus contains only the ESD devices (including de-cap). The path 
resistance between each ESD device to the relevant I/O pad or pad-ring buses is extracted and accounted 
for in the model. Here, it is recommended to use a commercial tool to extract the path resistances because 
the local routing within each pad-cell tends to be highly congested and irregular. However, it is possible 
to replace each extracted path resistance network with a single equivalent resistor.  
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To extract the on-die decoupling capacitor model, the designer should devise a repeating unit 
which represents a circuit macro that is powered by one set of VDD/VSS PDN. The repeating unit assumes 
a collection of core circuits which are most likely to be re-instantiated frequently. Then, the explicit de-
cap and the parasitic well decap per PDN node can be estimated, and the on-die decoupling capacitor 
model can be built. Although this heuristic unrealistically assumes that the decoupling capacitance is 
uniform among the core PDN nodes, the total amount of de-cap is usually high, so the cross-domain stress 
is not sensitive to the exact value of de-cap, as illustrated in section 5.4.2.  
The procedure to obtain the rest of the model component has been outlined in section 5.3.  
5.8 Table and Figures 
Table 5.1   Effect of tester-die coupling. Both test-cases (TC-D1 and -D2), described in section 5.4.4, 
undergo zaps to D1 VDD-pin (No.76) at VCDM= –500V. 
Simulation Results 
Test Cases 
TC-D1 TC-D2 
Field Charge Plate (FP) to Die Coupling 
to P-substrate 
(reference) 
N/A 
Total field-induced charge [nC] 4.90  3.79 (-23%) 
Peak pogo-pin current [A] 10.56 9.89 (-6.4%) 
Cross-Domain Stress VDD1-VDD0 [V] 8.21 7.38 (-10%) 
I-R drop on VSS Nets VSS1-VSS0 [V] -4.80 -4.05 (-16%) 
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Figure 5.1   A packaged IC as the device under test (DUT) placed on a FICDM tester. The DUT is of a 
“cavity-up” wire-bonded lead-frame package. 
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Figure 5.2   A domain-crossing circuit consisting of two digital buffers. The arrows indicate the direction 
of discharge current, assuming a VDD1 pin is zapped under negative VCDM; i.e., CDM current is forced into 
the VDD1 pin. 
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Figure 5.3   Each TQFP pin-to-pad interconnection is modeled as a 3-stage RLC circuit. For the i
th
 
interconnect, Pin[i] is connected to Pad[i] through (Rtrace, Ltrace) and (Rbond, Lbond) which join at Land[i]. 
𝐶𝑝𝑎𝑑
[𝐹𝑃]
, 𝐶𝑏𝑜𝑛𝑑
[𝐹𝑃]
, and 𝐶𝑡𝑟𝑎𝑐𝑒
[𝐹𝑃]
 represent coupling to FP, and 𝐶𝑝𝑎𝑑
[𝐺𝑃]
, 𝐶𝑏𝑜𝑛𝑑
[𝐺𝑃]
, and 𝐶𝑡𝑟𝑎𝑐𝑒
[𝐺𝑃]
 to GP. Mutual capacitors 
from interconnect [i] to its nearest neighbors [i±1] include 𝐶𝑝𝑎𝑑
[𝑖±1]
, 𝐶𝑏𝑜𝑛𝑑
[𝑖±1]
, and 𝐶𝑡𝑟𝑎𝑐𝑒
[𝑖±1]
. If Pad[i] and 
Pad[i+1] are connected together at package-level, the connection between Land[i] and Land[i+1] is 
represented by (𝑅𝑙𝑎𝑛𝑑[𝑖,𝑖+1], 𝐿𝑙𝑎𝑛𝑑[𝑖,𝑖+1]). The capacitors associated with Pad[i] (i.e., 𝐶𝑝𝑎𝑑
[𝑖±1]
, 𝐶𝑝𝑎𝑑
[𝐹𝑃]
, 𝐶𝑝𝑎𝑑
[𝐺𝑃]
) 
will be included in the ith pad-cell in the pad-ring model (Figure 5.4); the rest of the RLC components are 
in the package model. 
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Figure 5.4   The pad-ring model includes a series of pad-ring buses and pad-ring cells that reflects actual 
ESD protection design. 
 
 
Figure 5.5   Illustration of the VDD network in the pad-ring and in the core. The VDD network of the core 
PDN is modeled as 2D meshes of resistors.  
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Figure 5.6   A 3D resistive network represents the die substrate. The first layer (nZ=1) is resistively tapped 
to the VSS mesh in the core PDN model. For the last layer (nZ=NZ), the switches (SDAP) are closed if a 
metallic DAP is conductively bonded to the p-substrate; all SDAP are open if the DAP is of insulating 
material. These SDAP switches are not implemented in the netlist, but merely to show the connectivity of 
the last layer. 
 
 
Figure 5.7   The many N-well/P-well junctions are represented as an array of junction elements between 
the nodes in the VSS and VDD networks. Each junction element includes a side-wall capacitor/diode 
(CJSW/DJSW) and a bottom capacitor/diode (CJBTM/DJBTM). RPW and RNW are parasitic resistances of the 
side-wall junction; RBTM is the parasitic resistance of the bottom junction. RVDD,Tap and RVSS,Tap are the 
resistances associated with the contacts, vias, and low-level metal stacks that connect the wells to the 
VDD/VSS networks. 
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Figure 5.8   Tester-die coupling capacitors. For the illustrated orientation of the die, the CDie-GP array is 
connected from GP to each node in the PDN in the die top metal. The CDie-FP array is connected from FP 
to the last layer of nodes (nZ=NZ) in the p-bulk 3D mesh. 
 
 
Figure 5.9   Test-substrate model for the heuristic for determining NZ*, the optimal p-bulk z-directional 
mesh density. 
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(a) 
 
(b) 
Figure 5.10   (a) Error (e[NZ]) and cost (c[NZ]) as functions of z-directional mesh density (NZ). (b) Figure 
of merit (FOM) as a function of NZ. The fluctuations are due to simulator artifacts, such as tolerance and 
truncation in parameter values. The simulated die-size is 6.8x6.8mm
2, with die thickness of 230μm. 
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Figure 5.11   Pad-ring cell sequence and core power domain floorplan used in all test-cases. PDNs for 
different core domains (D0, D1, and D2) are isolated. VSS nets are connected to the common VSSIO bus in 
the pad-ring through the APD ensembles. Each pad-ring cell includes a selection of ESD protection 
devices suitable for the associated functionality [76],[98]. 
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Figure 5.12   The figure summarizes the simulated potential differences along the pad-ring VSS buses in 
two test-cases: (a) with vs. (b) without core PDN model, during a zap to a D0 VSS-pin at VCDM= –500V. If 
the core PDN model is included, a significant portion of the CDM current (indicated by the arrows) flows 
directly into the core PDN. De-caps in both test-cases are ideal capacitors and exist only in the pad-ring 
cells. 
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Figure 5.13   Effect of de-cap on the cross-domain stress in two different pin-zap configurations (VDD-
pins No. 68 and 76 in of D1 in Figure 5.11) under VCDM= –500V. The de-cap assumes the capacitance of 
thick-oxide NMOSCAP in N-well whose capacitance per unit area is 15fF/μm2 if biased at 2.5V in 
depletion mode. The series resistance is assumed zero. 
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Figure 5.14   Effect of N-well/P-well junction capacitors. The figure shows the cross-domain stress when 
the VDD pin (No. 36) of D2 in Figure 5.11 is zapped under VCDM= –500V. Only the junction elements 
contribute to the capacitances between the VDD and VSS nets in the test-case. 
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Figure 5.15   Comparison of simulated potential differences along the pad-ring VSS buses of two test-
cases: (a) TC-C0 vs. (b) TC-C1, during a FICDM zap to a D1 core VSS-pin at VCDM= –500V. Both share 
the same design (Figure 5.11), but TC-C1 has an additional package-level ground ring that connects all 
the VSS and VSSIO pads. The associated model parameters defined in Figure 5.3 are Lland=0.6nH and 
Rland=1mΩ. 
 
 
Figure 5.16   Setup for localized simulation of a domain-crossing circuit. The stimuli are the voltage 
waveforms on the VDD and VSS nets supplying the domain-crossing circuit: VDD,TX(t), VSS,TX(t), VDD,RX(t), 
and VSS,RX(t). These are obtained from the full-component simulation without the domain-crossing circuit. 
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Figure 5.17   Simulated voltage stresses on the RX PMOS gate using localized simulation and full-
component simulation. Both setups include the same domain-crossing circuit, along with three different 
configurations of local ESD protection defined in Figure 5.16. (a) No local ESD protection. (b) Only local 
dual-diode (DP,RX and DN,RX) at the RX input. RSeries=0. (c) In addition to the local dual-diode, RSeries=25Ω. 
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Chapter 6. Fast Circuit Simulator for Transient Analysis of CDM 
ESD 
Run-time for circuit-level CDM ESD simulation can be prohibitively long. By leveraging the 
specific properties of the problem formulation, run-time can be reduced without compromising accuracy. 
A reduced run-time is obtained by using cluster computing, and additional speed-up is achieved using 
specialized device models and a customized simulator engine.  
6.1 Motivation 
Predictive circuit-level simulation of CDM ESD [104] is by necessity a transient simulation 
because the circuit netlist contains devices that cannot be accurately described by static models. In general, 
the netlist is composed of capacitors, inductors and ESD devices; the latter may display non-quasi-static 
behavior on the CDM time scale. In order to identify the worst case pin-zap (i.e., pin number, discharge 
polarity), as well as the magnitude and location of the stress generated on chip, one must simulate both 
positive and negative discharges to every pin [105]. If the simulations are performed using a SPICE-like 
simulator, the run-time may be prohibitive—on the order of days—especially if the simulations are run 
sequentially. This work proposes a specialized simulator which aims to speed up CDM simulation 
without sacrificing accuracy by exploiting the unique properties of the circuit to be analyzed.  
First, since the pin-zaps are mutually independent, cluster computing can be used to execute 
multiple pin-zap simulations in parallel. Next, the run-time for each pin-zap simulation must be reduced. 
Toward that goal, this work introduces ICE-TEA, the Illinois Circuit simulator for Efficient Transient 
ESD Analysis. 
General purpose circuit simulators that are based on SPICE perform transient analysis use the 
Newton-Raphson method and modified nodal analysis (MNA) [106],[107],[108]. At each simulation 
time-point, the netlist with nonlinear devices is iteratively formulated as a system of linearized KCL and 
99 
 
KVL equations (i.e., the MNA system [106]) through the Newton-Raphson method. The solution to the 
MNA system is found using a numerical linear system solver. The solver must use a (slow, inefficient) 
direct method because the MNA matrix for a generic circuit netlist may not be symmetric and positive 
definite (SPD).  
This work will show that the netlist representing an IC undergoing CDM ESD can be formulated 
using only resistors, inductors, capacitors, current sources, and piecewise linear devices. Specifically, the 
non-linear ESD protection devices are modeled using the piecewise-linear with transient relaxation 
(PWL-TR) modeling technique [109]. Given that the netlist contains only a restricted set of circuit 
elements, the circuit can be formulated as a set of KCL equations only and solved by nodal analysis (NA). 
Furthermore, the corresponding linear system (i.e., the NA system) is guaranteed to be SPD and solvable 
by a computationally efficient iterative method, the preconditioned conjugate gradient method. A similar 
approach has been successfully used to speed up circuit simulation to analyze I-R drops in on-chip power 
distribution networks [110],[111].  
This chapter is organized as follows. In Section 6.2, full-component IC modeling for CDM ESD 
analysis is briefly reviewed; the simulation run-time is estimated as a function of the package pin count. 
Section 6.3 details how to construct circuit element models to maintain a SPD NA system; the algorithmic 
architecture of ICE-TEA is also outlined. The preconditioned conjugate gradient method (PCG) 
[112],[113], which is ICE-TEA’s iterative linear system solver, is described in Section 6.4. Section 6.5 
presents the techniques to implement an efficient simulator engine. An example full-component CDM 
simulation is presented in Section 6.6.  
6.2 Computational Complexity of CDM ESD Simulation 
Given an IC whose package has Q pins, the total simulation run-time for CDM analysis can be 
expressed by (6.1). 
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Total Run-Time = (
2𝑄
𝛴
) × (
𝑇
𝛥𝑡
) × 𝒯(𝑁) (6.1) 
The variables in (6.1) are defined below. 
 𝛴:  The number of pin-zap simulations executed simultaneously using cluster computing.  
 T:  Time duration of simulated ESD event, typically a few nanoseconds. 
 𝛥𝑡:  Simulation time-step, typically a few picoseconds. T/Δt is the total number of simulation time-
points. 
 𝒯(𝑁): Average run-time of transient simulation per time-point. 𝒯 is an increasing function of N, the 
number of nodes in the netlist.  
The total number of transient simulations is equal to 2Q, since each pin must be tested at both 
polarities of the pre-charge voltage, according to the FICDM test standard [104]. 
The simulation netlist must represent the FICDM tester, the IC package, the pad-ring, and power 
distribution network on the die. Ref. [114] describes how to construct a full-component CDM simulation 
model, such as that illustrated in Figure 6.1 and Figure 6.2. N, the number of nodes in the netlist, is 
correlated with the package pin count Q, as demonstrated in (6.2).  
𝑁(𝑄) = 𝑐𝐹𝐼𝐶𝐷𝑀 + 𝑐𝑃𝐼𝑁𝑄 + (2 + 𝑐𝑍) (𝑐𝐶𝑂𝑅𝐸
𝑄
4
)
2
 (6.2) 
The parameters in (6.2) are defined below. 
 𝑐𝐹𝐼𝐶𝐷𝑀: Number of nodes in the FICDM tester model. Typically, 𝑐𝐹𝐼𝐶𝐷𝑀 = 9. 
 𝑐𝑃𝐼𝑁:   Number of nodes per pin required to model each set of package interconnect, pad-ring 
buses, and ESD protection devices. Typically, 𝑐𝑃𝐼𝑁 = 10. 
 𝑐𝐶𝑂𝑅𝐸:  Ratio of core VDD/VSS mesh pitch to the pad pitch. Typically, 𝑐𝐶𝑂𝑅𝐸 = 1. 
 𝑐𝑍:   Number of layers in the die substrate model. 𝑐𝑍 = 6 is optimal for a substrate resistivity 
of 2 Ω-cm [114].  
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As illustrated in Figure 6.2, (2 + 𝑐𝑍) is the number of nodes in the z-direction at any point (x, y); 
arranged along the z-axis are one VDD mesh, one VSS mesh, and cZ layers of p-bulk meshes. Each mesh 
extends along the x-y plane and consists of a 2D network of resistors; there are (𝑐𝐶𝑂𝑅𝐸
𝑄
4
)
2
 nodes per 2D 
mesh. The parameters cFICDM, cPIN, cCORE, and cZ in (6.2) are relatively constant. Therefore, N increases 
asymptotically with the square of Q. As an example, the simulation netlist for a particular component in a 
96-pin TQFP package contained 5086 nodes. 
The run-time for a direct linear system solver grows by 𝑂(𝑁𝑥), where x is in the range of 2 to 3. 
In contrast, for an iterative solver, x typically ranges from 1 to 2. Therefore, the run-time per time-point 
grows as O(Q
μ
), where  
 4≤μ≤6 if using a direct solver  
 2≤μ≤4 if using an iterative solver 
Cluster computing can boost the simulation speed by a factor of Σ, but Σ is constant, regardless of 
the problem size (i.e. with Q or N), and dependent on available hardware resources, which are often 
shared among multiple users. The only speed-up technique that scales with the problem size is to reduce 
the complexity order (x or μ) by formulating the circuit netlist such that a faster simulator engine can be 
used.  
6.3 Problem Formulation 
The architecture of ICE-TEA is shown in Figure 6.3. Table 6.1 provides a summary comparison 
between ICE-TEA and a commercial SPICE-like simulator.  
6.3.1 Transient Nodal Analysis  
At each simulation time-point tn, each circuit element (device) is formulated as a Norton 
equivalent circuit, so the entire circuit can be modeled as a linear system of KCL equations for nodal 
analysis (NA), 
102 
 
𝐺v = 𝐼 (6.3) 
where 
 v = [v𝑖]𝑖=1…𝑁 is the length-N vector of nodal voltages. It is the solution that will be found by NA.  
 𝐺 = [𝑔𝑖𝑗]𝑖,𝑗=1…𝑁 is the N-by-N conductance matrix of the NA system. 
 𝐼 = [𝑖𝑖]𝑖=1…𝑁 is the length-N vector of independent current sources. 
6.3.2 Linear Elements 
1. Resistor and Independent Current Source 
Figure 6.4 shows the “stamps” [106] of a resistor and a current source. When parsing the netlist, 
ICE-TEA consecutively constructs G and I of the NA system. Whenever ICE-TEA encounters a resistor 
in the netlist, the stamp of the resistor is added into the conductance matrix G. Or, if an independent 
current source is encountered, its stamp is added into the vector I.  
2. Capacitor and Inductor 
The Norton equivalent models for capacitors and inductors are formulated using numerical 
integration. The trapezoidal integration method is chosen because it offers the best accuracy and 
simulation efficiency. The I-V characteristic of a capacitor is given by 
v𝐶(𝑡𝑛) = v𝐶(𝑡𝑛 − 𝛥𝑡) +
1
𝐶
∫ 𝑖𝐶(𝜏)𝑑𝜏
𝑡𝑛
𝑡𝑛−𝛥𝑡
≈ v𝐶(𝑡𝑛 − 𝛥𝑡) +
𝛥𝑡
2𝐶
[𝑖𝐶(𝑡𝑛) + 𝑖𝐶(𝑡𝑛 − 𝛥𝑡)] (6.4) 
Thus,  𝑖𝐶(𝑡𝑛) = 𝑔𝐶,𝐸𝑄 ∙ v𝐶(𝑡𝑛) − 𝑖𝐶,𝐸𝑄 (6.5) 
where 𝑔𝐶,𝐸𝑄 =
2𝐶
𝛥𝑡
 and 𝑖𝐶,𝐸𝑄 =
2𝐶
𝛥𝑡
v𝐶(𝑡𝑛 − Δ𝑡) + 𝑖𝐶(𝑡𝑛 − 𝛥𝑡). 
The I-V characteristic of an inductor is given by 
𝑖𝐿(𝑡𝑛) = 𝑖𝐿(𝑡𝑛 − 𝛥𝑡) +
1
𝐿
∫ v𝐿(𝜏)𝑑𝜏
𝑡𝑛
𝑡𝑛−𝛥𝑡
≈ 𝑖𝐿(𝑡𝑛 − 𝛥𝑡) +
𝛥𝑡
2𝐿
[v𝐿(𝑡𝑛) + v𝐿(𝑡𝑛 − 𝛥𝑡)] (6.6) 
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Thus,  𝑖𝐿(𝑡𝑛) = 𝑔𝐿,𝐸𝑄 ∙ v𝐿(𝑡𝑛) + 𝑖𝐿,𝐸𝑄 (6.7) 
where 𝑔𝐿,𝐸𝑄 =
𝛥𝑡
2𝐿
 and 𝑖𝐿,𝐸𝑄 =
𝛥𝑡
2𝐿
v𝐿(𝑡𝑛 − Δ𝑡) + 𝑖𝐿(𝑡𝑛 − 𝛥𝑡). 
Once the equivalent conductance, 𝑔𝐶,𝐸𝑄 or 𝑔𝐿,𝐸𝑄, and current source, 𝑖𝐶,𝐸𝑄 or 𝑖𝐿,𝐸𝑄, are obtained, 
they can be stamped into G and I as a resistor and a current source.  
3. Voltage Source and Dependent Sources 
ICE-TEA can only solve for nodal voltages of a circuit that can be formulated as a SPD system, 
so the preconditioned conjugate gradient method can be used [112],[113]. Therefore, the following linear 
circuit elements cannot be supported by ICE-TEA, although they would be available in a general purpose 
circuit simulator 
 Voltage source (VS) 
 Voltage-controlled current source (VCCS) 
 Voltage-controlled voltage source (VCVS) 
 Current-controlled current source (CCCS) 
 Current-controlled voltage source (CCVS) 
A voltage source (VS) is disallowed because its stamp introduces a zero entry on the diagonal of 
G, so the resultant linear system may not be positive definite. Likewise, VCVS and CCVS must be 
excluded because they both contain output voltage sources. Since CCCS requires a voltage source to 
measure the input current, it is also disallowed. The stamp of a VCCS is asymmetric and makes the 
overall system non-SPD.  
The exclusion of voltage sources and all dependent sources (XCXS) does not diminish the utility 
of ICE-TEA because full-component CDM simulation does not require any of those elements. In a 
realistic circuit model, there are no ideal voltage sources; rather, all real sources must have finite source 
impedance. Using Thévenin-to-Norton transformation, any independent voltage source in series with 
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source impedance can be described as an independent current source in parallel with the source 
impedance, and thus made compatible with ICE-TEA. While dependent sources may be useful for 
describing devices with complex behavior, such as for an ESD protection device, accurate ESD device 
models can be constructed without dependent sources by using the PWL-TR modeling technique. This is 
addressed in the next section. 
6.3.3 PWL-TR Models 
The piecewise-linear with transient relaxation (PWL-TR) modeling technique [109] can 
reproduce the quasi-static I-V characteristic as well as transient voltage overshoot of any ESD protection 
device. At each simulation time-point tn, the device is described by the parallel combination of a linear 
resistor REQ(tn) and a current source iEQ(tn), which are then stamped into the NA system as shown in 
Figure 6.5. The PWL-TR method can even be used to represent an entire nonlinear protection circuit, 
such as a rail-clamp circuit, thereby simplifying the simulation netlist both in terms of node count and 
model complexity.  
6.3.4 State-based Newton-like Iteration 
Conventional circuit simulators use the Newton-Raphson (N-R) method to iteratively solve the 
system of nonlinear equations until the solution converges [106],[107],[108]. If nonlinear device models 
are employed, the circuit netlist must be re-linearized for each N-R iteration, so several N-R iterations 
( itrN−R > 1 ) are required for each time-point. If PWL-TR device models are used instead, a less 
computationally intensive “state-based Newton-like” method suffices, as described in Figure 6.5. Since 
all devices are either linear or piecewise-linear, no linearization is required. In addition, instead of 
checking the solution against a set of convergence criteria as in the conventional N-R method, the 
simulator only needs to check if any device has changed state. Only when one or more devices change 
state are the corresponding PWL-TR models updated, and the new NA system is re-formulated and re-
solved. Simulation shows that, during the course of a CDM event, the relevant protection devices turn on 
or off only within a few intervals of time-points. For the rest of the simulation time-points, no device 
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changes state, so itrN−R = 1 for most of the time-points. For example, in one instance of full-component 
CDM simulation, only one iteration was needed for 83% of 1626 time-steps. By reducing the total 
number of iterations, the run-time is greatly reduced. 
6.4 Preconditioned Conjugate Gradient Method 
The preconditioned conjugate gradient (PCG) method [113] is used to find the solution v of (6.3). 
Its pseudo-code is given in Figure 6.6. The solution converges quickly if the initial guess is close to the 
solution to be found, making PCG very well suited to transient analysis, because the solution from 
previous time-point can be used as an estimate for the current time-point. This is especially true when a 
small time-step is used, as is normally the case for CDM simulation.  
6.4.1 Choice of Preconditioner 
Preconditioning is used to improve the condition number of the admittance matrix in order to 
speed up convergence. ICE-TEA uses the Jacobi preconditioner: 
𝑃 = [𝑝𝑖𝑗]𝑖,𝑗=1…𝑁 = {
𝑝𝑖𝑖 =
1
𝑔𝑖𝑖
𝑝𝑖𝑗 = 0      ∀ 𝑖 ≠ 𝑗
 (6.8) 
The term 𝑝𝑖𝑖  can always be computed because all the diagonal terms (𝑔𝑖𝑖) in the conductance 
matrix G are guaranteed to be non-zero. Since each node [i] will be connected to at least one device, it 
contributes a positive stamp (Figure 6.4) to 𝑔𝑖𝑖. One might consider the case in which node [i] is only 
connected to a current source; however, any current source must be accompanied by source impedance 
which then contributes to 𝑔𝑖𝑖. Therefore, 𝑔𝑖𝑖 must always be a non-zero positive quantity. This guarantees 
the Jacobi preconditioner can always be computed.  
Since the conductance matrix G may be different at each time-point, the preconditioner must be 
recalculated accordingly. As there may be thousands of time-points in the transient simulation, the 
accumulated run-time spent in re-computing the preconditioner can be substantial. Therefore, the Jacobi 
preconditioner is chosen for its low computational cost.  
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6.4.2 Convergence Criteria 
ICE-TEA uses the same convergence criteria in PCG as commercial simulators do to achieve the 
same accuracy. The two convergence criteria are listed below.  
 Update Convergence Criterion  
For the i
th
 entry in v 
|v𝑖
(𝑘) − v𝑖
(𝑘−1)| < reltol ∙ v𝑖,𝑚𝑎𝑥 + vi,tol 
(6.9) 
where reltol is the relative tolerance and vi,tol is the absolute tolerance on the solution v. The update 
convergence criterion ensures the iterative solver eventually arrives at a stable, convergent solution v.  
 Residue Convergence Criterion  
For the i
th
 entry in the residue 𝑟 = (𝐼 − 𝐺v) 
|𝑟𝑖
(𝑘)| < ri,tol 
(6.10) 
where ri,tol is the absolute tolerance on the residue r. The residue convergence criterion ensures that all 
KCL equations in the nodal analysis are satisfied.  
6.5 Speed-Up Techniques 
The efficiency of ICE-TEA is contingent on the careful implementation of the PCG solver engine. 
This section provides guidelines on the implementation of the simulator engine. For the rest of the chapter, 
unless indicated otherwise, simulations are performed on a desktop computer with a quad-core 2.8GHz 
processor and 8GB memory.  
6.5.1 Parallel Programming 
PCG is well suited to be implemented using parallel programming because it is composed of a 
collection of vector-vector operations and matrix-vector multiplications. In this work, C++ along with 
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OpenMP API is used for parallel programming because it is supported on multiple hardware and OS 
platforms.  
1. Linear Vector-Vector Operations 
Any linear vector-vector operation can be described and parallelized by (6.11). 
For each 𝑧𝑖=1…𝑁 in 𝑧 = 𝑥 + 𝛼 ∙ 𝑦, 
z𝑖 = x𝑖 + 𝛼 ∙ 𝑦𝑖 
(6.11) 
The known variables are vectors 𝑥 = [𝑥𝑖]𝑖=1…𝑁 and 𝑦 = [𝑦𝑖]𝑖=1…𝑁, and a scalar quantity α. Ideally, all 
unknown entries 𝑧𝑖’s can be computed simultaneously since their computations are independent from one 
another.  
2. Sparse Matrix-Vector Multiplication 
A sparse matrix-vector multiplication can be computed by (6.12).  
For each 𝑧𝑖=1…𝑁 in 𝑧 = 𝐺𝑥, 
z𝑖 = ∑ 𝑔𝑖𝑘𝑥𝑘
𝑁
𝑘=1
 𝑔𝑖𝑘≠0
 
(6.12) 
The known variables are the sparse matrix 𝐺 = [𝑔𝑖𝑘]𝑖,𝑘=1…𝑁 and the vector 𝑥 = [𝑥𝑖]𝑖=1…𝑁. The unknown 
entries 𝑧𝑖=1…𝑁 can be computed simultaneously because each zi depends only on the entries in the i
th
 row 
of G and the input x, not on the other entries.  
The matrix G is represented by a special data structure (i.e., the sparse matrix representation) that 
stores only the non-zero entries of G. As argued in [106],[108], a circuit netlist usually corresponds to a 
sparse matrix. For each row in G, say the i
th
 row, the number of non-zero terms is limited and constant, 
contributed by the devices connected to node [i]. For example, each node in the 3D p-bulk mesh (Figure 
6.2) is only connected to 6 other nodes. While N of a full-component CDM netlist can be large, the 
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number of floating point operations in (6.12) is not O(N) but is much smaller, determined by the average 
number of non-zero entries in each row. By using the sparse matrix data structure, unnecessary 
computations can be avoided. It is important to leverage the sparsity of the netlist to speed up the matrix-
vector multiplication because it dominates the run-time of PCG.  
3. Preconditioner-Vector Multiplication 
The matrix-vector multiplications in steps 4 and 12 in the PCG algorithm (Figure 6.6) actually 
behave like a vector-vector operation because the Jacobi preconditioner is purely diagonal. The 
preconditioner-vector multiplication can be computed by (6.13).  
For each 𝑧𝑖=1…𝑁 in 𝑧 = 𝑃𝑥 , 
𝑧𝑖 = 𝑝𝑖𝑖𝑥𝑖 
(6.13) 
The known variables are the Jacobi preconditioner P (6.8) and the vector 𝑥 = [𝑥𝑖]𝑖=1…𝑁. The computation 
of each entry 𝑧𝑖  is very efficient; only one floating-point multiplication is required, because all off-
diagonal entries in P must be zero. In addition to the low computational cost of recalculating the Jacobi 
preconditioner for each time-point, the cost for carrying out the preconditioner-vector multiplication is 
also low, which further justifies the choice of using the Jacobi preconditioner.  
6.5.2 Speed-up from Customized Linear System Solver  
To demonstrate how ICE-TEA benefits from the customized simulation engine, the test-case in 
Figure 6.7 is devised. It is derived from the netlist of a full-component CDM model. The test-case only 
represents the FICDM tester, p-bulk, tester-die coupling, and the VSS networks on the die and in the 
package. The on-die VSS nets include the pad-ring VSS bus and the core VSS mesh. The VSS nets in the 
package include a series of package interconnects connected to the pad-ring VSS bus at intervals. There 
are no VDD networks or I/O pad-cells. As a result, the netlist does not include any ESD protection devices, 
and the simulation netlist is composed only of built-in linear circuit elements. Therefore, the run-time is 
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only affected by the simulator’s linear system solver, without the effect of any nonlinear ESD device 
models.  
Figure 6.8 compares the run-times of ICE-TEA and Spectre
®
 (i.e., a general purpose circuit 
simulator). For the test-case illustrated in Figure 6.7, the relevant curves are labeled 1a (Spectre
®
) and 2a 
(ICE-TEA). It is evident that ICE-TEA is more efficient because it takes advantage of the numerical 
properties of the specialized problem formulation to enable the use of PCG. Regression on the data shows 
that the run-time T1 of Spectre
®
 exhibits a cubic growth rate (𝑇1 = 𝑐1 𝑁
3.02) which is characteristic for a 
direct linear system solver used in a general purpose simulator. In contrast, the run-time T2a of ICE-TEA 
is almost linear (𝑇2𝑎 = 𝑐2𝑎𝑁
 0.99) for an efficient iterative method. This result indicates that the speed-up 
from ICE-TEA can become greater for larger problems because the complexity order of PCG (an iterative 
solver) is lower than that of the direct solver in Spectre
®
. Since the complete netlist for a full-component 
CDM simulation may contain several thousand nodes, it may be imperative to use a specialized simulator 
such as ICE-TEA.  
The efficiency of the PCG algorithm is further explored with the aid of a modified test-case, in 
which the package-level VSS interconnects are removed from the original test-case (Figure 6.7); the 
relevant curves in Figure 6.8 are labeled 1b (Spectre
®
) and 2b (ICE-TEA). The run-times of ICE-TEA on 
the two test-cases are fit to 𝑇2𝑎,𝑏 = 𝑐2𝑎,𝑏𝑁
𝑥2𝑎,𝑏  :  
 Original (2a): 𝑥2𝑎 = 0.99 and 𝑐2𝑎 = 1.74 × 10
−2 
 Modified (2b): 𝑥2𝑏 = 1.04 and 𝑐2𝑏 = 4.3 × 10
−3 
Both results exhibit linear growth rate (𝑥2𝑎 ≈ 𝑥2𝑏 ≈ 1) because this is determined by the (same) 
algorithmic complexity per PCG iteration. However, the constant coefficients are different (i.e., 𝑐2𝑎 >
𝑐2𝑏); the coefficient is proportional to the average number of PCG iterations  needed to find the solution. 
Recall that the PCG converges faster if the initial guess is close. In the original test case, the package 
interconnects are modeled as a series of RLC networks. The solution (nodal voltages) would exhibit 
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significant ringing, so it may not serve well as a good initial guess for the next time-point. In the modified 
test-case, without the RLC networks of the package interconnects, the system is more damped. The nodal 
voltages are more stable and closer to those of the next time-points, so PCG converges quickly. 
The same comparison is also made with Spectre
®
; see curves 1a and 1b in Figure 6.8. The two 
sets of Spectre
®
 run-times are virtually identical because the efficiency of a direct solver is not aided by 
the solution from the previous time-step. This example shows that the run-time of ICE-TEA not only is a 
function of the size of the netlist, but also depends on the nature of the netlist. If the netlist is composed of 
many resonant structures (i.e., LC tanks), there may be ringing on internal nodes that slows down PCG. 
Nevertheless, ICE-TEA’s run-time is always a linear function of the node count, and will always 
outperform Spectre
®
, because ICE-TEA has lower run-time growth rate, and the effort to find the solution 
of the current time-point is not wasted but is used as the initial guess to help find the solution for the next 
time-point. 
6.5.3 Speed-up from PWL-TR Modeling 
To evaluate the benefit of using PWL-TR models instead of nonlinear models, a pad-ring test-
case (Figure 6.9) is devised. To emphasize the impact of ESD device models on run-time, the test-case 
consists only of one ring of pad-cells with just one I/O power/ground network (VDDIO/VSSIO). Therefore, 
the simulation netlist is heavily populated with ESD devices. Two sets of pad-ring simulations are 
performed. One uses PWL-TR models to represent the ESD diodes and rail-clamps; the other uses the 
nonlinear model [77] instead. The PWL-TR and nonlinear models are calibrated to exhibit virtually 
identical voltage overshoot and pulsed I-V curves. Both sets of simulations use PCG as the linear system 
solver. The one with PWL-TR models uses state-based Newton-like iterations to resolve the piecewise-
linearity. The other with nonlinear compact models uses the “true” Newton-Raphson method to resolve 
the nonlinearity. At each N-R iteration, the nonlinear compact model is linearized and stamped as a two-
terminal Norton equivalent circuit. The convergence criterion of (6.9) is used to determine if the solutions 
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of two consecutive N-R iterations converge. If so, the simulation moves on to the next time-point; 
otherwise, an additional N-R iteration is required.  
Run-times are summarized in Figure 6.10. The run-time obtained with nonlinear compact models 
is longer because the stamp of the nonlinear model is more difficult to compute, and more N-R iterations 
are required. Note that, thanks to the iterative nature of PCG, the run-time complexity is linear, regardless 
of the type of models being used. Also, as the solution from the current N-R iteration serves as a good 
initial guess for the next, successive N-R iterations converge quickly. This explains why there is only a 
modest speed-up obtained from PWL-TR modeling, ranging from about 1.3 to 1.6 times. Greater speed-
up can be expected if a direct method solver is used, as in the case of general circuit simulator.  
The speed-up factor is not only sensitive to the size and complexity of the netlist, but also to the 
convergence criteria. While the speed-up factor varies for the reasons detailed above, simulation with 
PWL-TR models is always faster. In addition, simulation with nonlinear device models sometimes does 
not converge, requiring the subsequent use of looser convergence criteria and/or smaller time-step. This 
effect results in reduced accuracy and/or unnecessarily longer simulation time. With PWL-TR models, 
simulation converges over a wider range of time-steps and tolerances, without sacrificing accuracy [109]. 
6.5.4 Speed-up from Built-in Models 
Previous studies [115],[116] have demonstrated that simulation with Verilog-A models is slower 
than simulation which uses models built in to the simulator source code. However, these comparisons 
focus on nonlinear compact models, and have not demonstrated how the slow-down is correlated with the 
problem size. Since this work focuses on linear and piecewise-linear (PWL) models, the following two 
model implementation options are considered.  
1) Models are constructed using only built-in piecewise-linear elements provided by the simulator  
2) PWL models are implemented in Verilog-A (external to the simulator)  
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Although ICE-TEA has a built-in PWL-TR model and such models can be coded in Verilog-A, it 
is not readily implemented using only the built-in piecewise-linear elements provided by Cadence 
Spectre
®
. Therefore, to enable the comparison of modeling options 1 and 2 described above, a simplified 
PWL model is devised, as shown in Figure 6.11. Two sets of pad-rings (Figure 6.9) are simulated using 
Spectre
®
: one with ESD devices implemented by option 1, and the other by option 2. Run-times are 
compared in Figure 6.12. It is evident that simulation with Verilog-A models is slower, even though these 
models reduce the total number of nodes in the simulation netlist by obscuring the internal nodes of the 
device. Thus, although it is convenient to prototype a device model in Verilog-A, the finalized ESD 
device model should be integrated into the simulator to improve simulation efficiency, as is done in ICE-
TEA.  
6.6 Full-chip Simulation Example 
In this section, ICE-TEA is benchmarked against Spectre
®
 for the case of full-component CDM 
simulation. The component to be simulated assumes a 6.8x6.8mm
2
 die fabricated in a 65nm CMOS 
process, placed in a 14x14mm
2
 TQFP package. Figure 6.13 illustrates the pad-cell sequence and power 
domain floorplan on the die. The rail-clamp between the VDDIO and VSSIO buses is distributively placed in 
all pad-cells. Each I/O pad is protected by dual diodes. Rail-clamps between the VDD and VSS buses are 
placed in all VDD/VSS cells. The methodology to construct the full-component CDM simulation netlist is 
detailed in [114].  
6.6.1 Cluster Computing 
All pins in the given IC design must be simulated to verify the design’s ESD robustness. As each 
pin-zap is independent from the others, multiple pin-zaps can be simulated in parallel using cluster 
computing. The Illinois Campus Cluster [117] was used to evaluate the benefits of cluster computing for 
CDM simulation. A request to simulate 96 independent pin-zaps was issued using batch commands. 
Ideally, all 96 simulation jobs would be carried out simultaneously, and the total run-time would be that 
of a single pin-zap. However, according to maximum available hardware resources per-user account, only 
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8.19 jobs on average could be executed at the same time. Therefore in this case, the speed-up factor, Σ in 
(6.1), is equal to 8.19.  
6.6.2 Simulator-dependent Run-times 
Run-times for full-component CDM simulation are summarized in Table 6.2. Using ICE-TEA, 
the run-time for different pin-zap simulations varied less than 5% around the average. The two simulators 
with PWL-TR models produce virtually identical waveforms (Figure 6.14); both identify the same pin-
zap as the worst case and the same location of power domain crossing circuits receiving the largest 
voltage stress. However, ICE-TEA provides more than 4x speed-up (#4 vs. #5 in Table 6.2). In the given 
test-case, only 404 devices are represented by PWL-TR models. Based on the results shown in Figure 
6.12, the slower run-time of Spectre
®
 can still be attributed to its linear system solver, rather than to the 
use of Verilog-A for PWL-TR model implementation. This confirms that full-chip CDM simulation 
benefits from ICE-TEA’s customized simulation engine.  
The 4x speed-up factor is relatively modest because the test-case assumes a TQFP package which 
includes highly inductive lead-frame traces and strong capacitive coupling to the FICDM tester. As 
explained in Section 6.5.2 (Figure 6.8), such a “high-Q” setup causes ringing on the nodes near the 
package interconnects, and degrades the efficiency of ICE-TEA. When simulating packages intended for 
high-speed applications, e.g. those with low L/C package interconnects, more speed-up can be expected.  
It is also worthwhile to compare case #1 to cases #2 through #4 in Table 6.2. These CDM 
simulations were all performed using Spectre
®
: case #1 with nonlinear (compact) models, the others with 
PWL-TR models. With the same set of convergence criteria, the simulation with the nonlinear device 
models cannot converge. (The ESD diode compact model is implemented in Verilog-A; the rail-clamp 
circuits are described using built-in compact models). To obtain a convergent result, the convergence 
criteria must be loosened 1000 times, and the less efficient but more stable Gear2 integration method is 
required. Even so, the run-time is over 3 hours for one pin-zap simulation. This example highlights why 
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nonlinear models should be avoided in full-component CDM simulation: the combination of nonlinearity 
and large problem size results in inefficient, inaccurate, or non-convergent simulation.  
Spectre
®
 simulations produce results that are virtually independent of the selected method of 
integration, and Table 6.2 shows that the trapezoidal integration method yields the fastest run-time. This 
observation explains why ICE-TEA formulates the companion models for capacitors and inductors using 
the trapezoidal integration method. 
6.7 Summary 
Full-chip CDM simulation often is computationally expensive. Nonlinearity in the models of the 
on-chip ESD protection devices requires the simulator to spend more Newton-Raphson iterations to find 
the solution, and may even prevent the simulation from converging. Alternatively, accuracy, efficiency, 
and numerical stability of the CDM simulation can all be achieved by representing the on-chip ESD 
protection devices using PWL-TR models rather than nonlinear compact models.  
A full-component CDM simulation netlist can be represented using only linear circuit elements 
(R, L, C, I) and piecewise-linear elements (PWL-TR). The selected circuit elements can all be represented 
as Norton equivalent circuits, and the corresponding stamps guarantee the system of nodal analysis to be 
symmetric positive definite at each simulation time-point. This enables the use of a fast, iterative linear 
system solver. Simulation results confirm that the run-time of the specialized simulator engine exhibits 
almost linear growth rate with respect to the netlist size, while that of a general purpose simulator is cubic. 
ICE-TEA’s linear growth rate keeps the simulation run-time manageable even for large netlist, but the 
runtime of a general purpose simulator will explode due to its cubic growth rate. 
While a general purpose circuit simulator is versatile by accommodating the full set of linear and 
nonlinear model and Verilog-A model prototyping, such flexibility is not needed for full-component 
CDM simulation. For comprehensive analysis of a CDM simulation netlist with thousands of nodes, it is 
optimal to use a specialized circuit simulator.   
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6.8 Tables and Figures 
Table 6.1   Comparison of ICE-TEA and Spectre
®
, which is the general-purpose circuit simulator used for 
benchmarking. XCXS denotes all four types of dependent sources discussed in 6.3.2.3. 
Simulator 
ICE-TEA 
(Specialized) 
Cadence Spectre
®  
(General Purpose) 
Circuit Elements ( = supported;  = not supported) 
R, L, C, I  (Built-in)  (Built-in) 
V, XCXS   (Built-in) 
PWL-TR  (Built-in)  (Verilog-A) 
Nonlinear Devices   (Built-in or Verilog-A ) 
Circuit Analysis 
Nodal Analysis (NA) 
(KCL only) 
Modified Nodal Analysis (MNA) 
(KCL and KVL) 
Simulator Engine 
Linear System Solver 
Preconditioned Conjugate Gradient  
(Iterative Method) 
Proprietary Sparse Matrix Solver 
(Direct Method) 
Nonlinear System  
Solving Method 
State-based Newton-like Method 
Newton-Raphson 
Method 
 
 
Table 6.2   Run-time of the worst-case pin-zap (Figure 6.14). The convergence criteria are held constant: 
reltol = 10−6, v𝑖,𝑡𝑜𝑙 = vabstol = 5 × 10
−6, and 𝑟𝑖,𝑡𝑜𝑙 = iabstol = 10
−7. N = 5086. With this set of 
convergence criteria, simulation with nonlinear models cannot converge (*). 
No. Simulator 
Integration 
Method 
Device 
Model 
Run-Time 
(sec) 
#1 Spectre
®
 Any Nonlinear ∞* 
#2 Spectre
®
 Backward Euler PWL-TR 1977 
#3 Spectre
®
 Gear2 PWL-TR 520 
#4 Spectre
®
 Trapezoidal PWL-TR 441 
#5 ICE-TEA Trapezoidal PWL-TR 107 
 
 
116 
 
 
Figure 6.1   Model of a packaged IC mounted on a FICDM tester.  
 
 
Figure 6.2   Die-level portion of the full-component CDM model in Figure 6.1. It includes the on-die 
power distribution network (VDD/VSS buses in the pad-ring and VDD/VSS meshes in the core) and the chip 
substrate (p-bulk). The on-chip protection devices (not pictured) are placed in the pad-ring cells.  
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Figure 6.3   ICE-TEA flowchart. ICE-TEA performs transient nodal analysis (NA) by formulating the 
circuit netlist as a system of KCL equations at each time-point tn.  
 
 
Figure 6.4   Stamps for resistor and current source in nodal analysis.  
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Figure 6.5   (a) A snapback device’s terminal voltage VDUT(t) in response to a current pulse IDUT(t). (b) 
Each branch represents the Thévenin equivalent circuit (REQ, VEQ) of the device at time=tn. (c) The PWL-
TR model [109] can capture the evolution of (REQ, VEQ). In ICE-TEA, the PWL-TR model is 
implemented as a Norton equivalent circuit (gEQ, iEQ).  
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1.  Given an initial guess on the solution v 
2.  𝑘 = 0 # 𝑘: PCG iteration counter 
3.  𝑟 = 𝐼 − 𝐺v # 𝑟: residue  
4.  𝑑 = 𝑃𝑟 # 𝑑: conjugate search direction 
5.  𝛿𝑛𝑒𝑤 = 𝑟
𝑇𝑑  
6.  While the convergence criteria (6.9) and (6.10) not met 
7.  𝑞 = 𝐺𝑑  
8.  𝛼 =
𝛿𝑛𝑒𝑤
𝑑𝑇𝑞
 # 𝛼: search step-size  
9.  v = v+ 𝛼𝑑 # new estimate of the solution v 
10.  If 𝑘 is divisible by √𝑁:  𝑟 = 𝐼 − 𝐺v 
11.  else:  𝑟 = 𝑟 − 𝛼𝑞 
12.  𝑠 = 𝑃𝑟  
13.  𝛿𝑜𝑙𝑑 = 𝛿𝑛𝑒𝑤  
14.  𝛿𝑛𝑒𝑤 = 𝑟
𝑇𝑠  
15.  𝛽 =
𝛿𝑛𝑒𝑤
𝛿𝑜𝑙𝑑
 # 𝛽: Gram-Schmidt coefficient  
16.  𝑑 = 𝑠 + 𝛽𝑑 # update search direction 𝑑 
17.  𝑘 = 𝑘 + 1 and go to step 5 
 
Figure 6.6   Preconditioned conjugate gradient method (PCG). Steps 10 and 11 are used alternatively to 
minimize round-off error accumulation without overusing the required but expensive matrix-vector 
multiplication. Details can be found in [113].  
 
120 
 
 
Figure 6.7   Simplified netlist to facilitate the comparison of the solver engines of ICE-TEA and Spectre
®
. 
The netlist contains only built-in linear elements to represent the on-die VSS network, substrate, package 
interconnects, and the FICDM tester. Note that the pre-charge supply (VCDM + 300MΩ) is replaced by its 
Norton equivalent circuit.  
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Figure 6.8   Run-time of Spectre
®
 and ICE-TEA. Both simulators perform transient analysis on two kinds 
of test-cases: a) the complete netlist in Figure 6.7, and b) the same netlist in Figure 6.7 but with the 
package VSS nets removed. Number of nodes is increased by making the z-directional mesh representing 
the 3D p-bulk model finer [114]. Both simulators use the same numerical setup: reltol= 10−6 , 
vi,tol=vabstol=5 × 10−6, and ri,tol=iabstol=10−7, with trapezoidal integration method.  
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Figure 6.9   Example of pad-ring model. In a Q-pin setup, the VDDIO and VSSIO ports of the i
th
 pad-cell are 
connected to its neighbors by the resistors comprising the VDDIO and VSSIO buses. One VDDIO cell and one 
VSSIO cell are placed for every 8 IO cells. The Q
th
 pad-cell is connected back to the 1
st
 pad-cell to 
complete the pad-ring.  
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Figure 6.10   Pad-ring of Figure 6.9 is simulated using (1) PWL-TR models and (2) nonlinear compact 
models [77]. Linear regression on run-time with PWL-TR model yields 𝑇1 = 𝑚1𝑄 + 𝑏1 with m1=0.632; 
the run-time with nonlinear models is given by 𝑇2 = 𝑚2𝑄 + 𝑏2 with m2=0.839. Speed-up factor (=T2/T1) 
asymptotically approaches m2/m1= 1.328.  
 
 
Figure 6.11   Simple model using only built-in elements. The piecewise-linear VCCS Iqs(VC) captures the 
quasi-static I-V behavior. Gradual turn-on is approximated by R, C and the offset voltage Von. The delay 
for the device to evolve into its steady-state is set by the RC time-constant.  
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Figure 6.12   Spectre
®
 run-time for the two implementations: 1) the ESD device models are implemented 
using only built-in linear elements, and 2) the ESD models are implemented in Verilog-A.  
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Figure 6.13   Pad-cell and power domain floorplan for the test-case. There are three “core” power 
domains, D0, D1 and D2, as well as an IO power domain.  
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Figure 6.14   Simulated waveforms for FICDM testing of the design shown in Figure 13. Both simulators 
predict the same worst-case pin-zap (pin No. 36 — a VDD pin in D2 — at VCDM = –500V), the same pogo-
pin current waveform, and the same cross-domain voltage stress. Analysis of the cross-domain stress 
follows the procedure in [114]. 
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Chapter 7. Conclusions and Future Works 
MOSFET compact model allows design and verification of MOSFET-based ESD protection circuits 
through circuit simulation. The semi-physical MOSFET ESD model can reproduce the quasi-static I-V 
behavior and transient response to arbitrary ESD-like stimuli, so accuracy of the simulation is ensured.  
Full-component IC model includes tester environment, package, pad-ring (including models for ESD 
devices/circuits), core power distribution networks, substrate, and N-well/P-well parasitics. Through 
transient CDM ESD simulation, the worst-case pin-zap can be identified, along with the location, 
stressing pattern, and magnitude of the cross-domain stress on the domain-crossing circuit in the core.  
Due to the sheer size of the full-component models and the nonlinear nature of the ESD protection 
elements, simulation run-time can become prohibitively long. Therefore, speed-up techniques must be 
implemented, including the piecewise-linear modeling technique with transient relaxation (PWL-TR), 
specialized problem formulation, and customized simulator engine. By representing ESD devices/circuits 
with PWL-TR models instead of nonlinear compact models, speed-up can be achieved without 
compromising accuracy. Also, parallelism in FICDM test standard can be exploited: all pin-zap 
simulations are mutually independent, and can be performed simultaneously using cluster computing. 
Finally, the full-component model can be described using only a restricted set of linear circuit elements 
and the PWL-TR models. Such specialization guarantees that the model netlist can be formulated as a 
system of nodal analysis equations, and solvable by a customized simulator engine. The customized 
simulator engine uses pre-conditioned conjugate gradient method as the linear system solver and state-
based Newton-like iteration to resolve the responses of the built-in PWL-TR models. The efficiency of 
the customized simulator engine greatly outperforms a general-purpose circuit simulator. Speed-up factor 
increases with larger problem size because the complexity order of the customized simulator engine is 
much lower than that of a general-purpose simulator.  
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Further extensions of this work are suggested as follows. A control port can be augmented to the 2-
terminal PWL-TR model, so it becomes a 4-terminal piecewise-linear voltage-controlled current source 
(VCCS) with transient relaxation (4T PWL-TR). This allows more complicated behavior to be modeled, 
such as the I-V characteristic of a transistor and modulation of trigger voltage (Vt1) by gate bias. The 4T 
PWL-TR model still behaves as a linear circuit element, so the corresponding circuit simulation remains 
numerically stable, as compared to that with nonlinear models. The stamp of the 4T PWL-TR model — 
equivalent to a VCCS which can be represented as a Norton circuit— is still compatible with nodal 
analysis (NA). The resultant NA system will remain positive definite, but it is not symmetric. As a result, 
improvement on ICE-TEA must be made to accommodate the 4T PWL-TR model. Fortunately, there are 
iterative methods to solve an asymmetric positive definite system, such as the bi-conjugate gradient 
stabilized method (BiCGSTAB) and generalized minimal residual method (GMRES). Being iterative 
methods, they still exhibit linear growth rate against problem size, so simulation run-time remains 
manageable for large netlists.  
With the capability to simulate transistor-like behavior using the 4T PWL-TR model, more 
complicated ESD protection architecture can be simulated, such as the distributed rail-clamp. Big-NFETs 
in each pad-cell can be represented by the 4T PWL-TR model, interconnected by pad-ring power/ground 
buses, and triggered by an additional bus driven by the distributed trigger circuits. In addition, if the core 
transistors can also be represented by the 4T PWL-TR model, all the domain-crossing circuits can then be 
included to form a more complete full-component model. The effect of local ESD protection and the 
sizing of domain-crossing circuits can then be evaluated during full-component simulation, instead of 
being postponed to a later phase of localized simulation.  
A multi-level comprehensive FICDM analysis can be devised. Static I-R drop analysis can first be 
performed for each pin-zap. The results can be used to ascertain a group of “high-risk” pin-zaps — those 
that are likely to produce damage-inducing cross-domain stress. A second phase of full-component 
transient simulation can then be performed only on the high-risk group. Without simulating thousands of 
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time-points, static I-R drop analysis can be orders of magnitude faster than transient simulation. Also, 
with reduced number of necessary full-component transient simulations, overall run-time and demand on 
computer cluster is lessened. However, one must be cautious to ensure the validity of approximating the 
inherently transient event of FICDM as a static analysis. First, the validity of the static model representing 
all the charge storage elements and the package RLC model must be verified. Second, the static ESD 
device model must take into account transient voltage overshoot as a function of rise-time.   
Finally, full-component FICDM simulation is more than a diagnosis tool for aftermath failure 
analysis; it also serves as a design tool to detect and prevent failure before tape-out. Because ESD current 
floods the entire chip, the pad-ring ESD architecture and core power domain floorplan should be co-
designed to guarantee overall ESD resilience. The ability to simulate full-component ESD current 
distribution should be exploited to formulate a new design methodology which simultaneously optimizes 
the pad-ring and core PDN. The full-chip optimization process would therefore necessitate an automated 
netlist extraction tool which directly obtains the full-component FICDM model from the layout or an 
equivalent description of the design. 
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